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Abstract
This thesis presents aspects of analysis and synthesis of linear and nonlinear steady-
state switched-capacitor (SC) networks. Though the application area stressed is early
vision image processing, the results and strategy apply to other areas involving linear
and nonlinear resistive networks, such as coupled-equation solvers.
Foundational results involve translating between (a) continuous-time networks con-
taining nonlinear capacitors, ideal voltage sources, and nonlinear resistive MOSFET-
based switches, and (b) stable discrete-time systems embodied by ideal SC networks. In
addition, steady-state source transferred charges are shown to be independent of initial
capacitor voltages. Finally, step-response bounds and estimates are found for a large
class of such discrete-time systems; these bounding expressions are presented in direct
and inverted forms, and are shown to tend towards the continuous-time RC-tree bounds
in the appropriate limits.
Resistive equivalent circuits are found for arbitrary passive SC networks in steady-
state, with the emphasis being on element equivalences. These analysis results are com-
pared with currently available analysis techniques, and are used to explain several aspects
of multiple-frequency networks (i.e., SCl networks with multiple clock phases, where the
intention is to control relative conductance values through the control of relative switch-
ing frequencies). In the reverse direction, this thesis includes a general strategy for
synthesizing a SC network given a resistive network comprised of two-terminal resistors,
two-port lossy transformers, multiterminal and multiport lossy generalized circulators,
and several types of resistive constraint boxes.
The analysis and synthesis results are extended to certain classes of nonlinear SC
networks. Analysis of SC networks containing nonlinear capacitors follows the same
conceptual framework as the linear theory, and the class of networks that can be syn-
thesized is broadened to include two-terminal voltage-controlled nonlinear resistors. The
nonlinear analysis and synthesis results are applied to resistive fuse networks for image
smoothing and segmentation.
In the last portion of the thesis, the analysis and synthesis results are discussed in
the context of a designed, fabricated, and tested VLSI circuit implementation of the one-
dimensional coupled depth and slope network for surface reconstruction. This network
combines information from different early vision modules to yield a dense representation
of a surface. The 13-section linear SC network was fabricated in a 2,m double-poly
CMOS process, and includes compensation for parasitic capacitances associated with
both plates of the floating capacitors. The experimental results agree quite closely with
the analysis theory, both for the case of parasitic capacitance compensation as well as
with the compensation disabled. This disabling also demonstrates that the compensation
is effective in approaching the expected results for ideal SC networks. Finally, it is argued
and experimentally demonstrated that compensation for clock feedthrough and channel
charge is unnecessary in the interior of the networks designed, resulting in a more compact
and simpler layout.
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Title: Professor
Thesis Supervisor: Thomas F. Knight, Jr.
Title: Principal Research Scientist
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Introduction and Background
Resistive networks can be quite useful in solving certain large-scale problems, but
implementing these networks using standard CMOS VLSI circuits involves several dis-
advantages. This thesis advances a unique perspective on the analysis and synthesis of
an alternative implementation strategy, namely switched-capacitors, that addresses these
disadvantages. This unique perspective extends present-day equivalent-circuit analysis
and synthesis techniques (1) to facilitate a better understanding of linear and nonlinear
capacitors in single- and multiple-frequency switch-clocking schemes, (2) to allow for an
intuitive element-replacement strategy of synthesis, and (3) to include in this synthesis
strategy networks of two-terminal voltage-controlled nonlinear elements with globally-
controlled i-v characteristics. In this work, these techniques are applied to early vision
algorithms, a branch of image processing; in addition to the analysis and synthesis of
smoothing and segmentation networks, the methods developed here are applied to the
design, fabrication, and testing of a switched-capacitor implementation of the coupled
depth and slope network. This first chapter provides background material for all of the
remaining chapters.
1.1 Early Vision Image Processing
Visual processing is typically divided into four stages: image acquisition, and early,
middle, and late vision. Early vision may be described as the initial processing required
to extract relevant information from the acquired images, i.e., the locations of surfaces
(a depth map), their time derivatives (a velocity map), and their discontinuities (an edge
map) [41, 42]. Early vision includes such low-level processing as edge detection [8, 19],
stereo (depth) maps [13, 42], motion estimation (optical flow) [24, chapter 12], shape
from shading [25], and structure from motion [55]. Middle (or intermediate) vision is
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sometimes referred to as the integration of the outputs of these early vision modules into a
cohesive and consistent representation. Late (or high-level) vision includes such artificial
intelligence tasks as recognizing and providing abstract representations of objects.
In the Marr-Poggio stereo algorithm [13, 42], for example, the intensity information
from two images collected simultaneously from two cameras (with known geometry) is
first filtered using the Laplacian of a Gaussian (LOG). This LoG filter's 2-D convolution
kernel resembles an inverted Mexican hat, and aids in the detection of zero crossings
of a smoothed version of the original intensities; the zero crossings of the filter output
correspond to edges in intensity. The zero crossings of the filtered images are located, and
additional information such as local gradient direction is associated with each crossing.
For each zero crossing in one image, the corresponding zero crossing is found in the other
image. The gradient of the zero crossing is used to aid the matching process, as is using
various sized Gaussians to pick out coarse and fine features; coarse feature matching
provides for a smaller search region during fine feature matching. Once the features are
matched between images, the disparity (i.e., the relative pixel offset between the two
images) can be calculated, and, from the known camera geometry, so can the depth. By
measuring the depth only at zero crossings, the algorithm provides a set of sparse depth
values.
1.2 Implementing Image Processing Algorithms
Early vision algorithms are extremely computationally expensive on serial machines
due in part to the large amount of data and the parallel nature of the signal processing.
One approach to this computational need is the use of massively parallel digital comput-
ers, such as the Connection Machine [20]. Such machines, however, are expensive and
physically large. An alternative paradigm is the biologically-styled computational model
described by Knight [30] and, later, Mead [44]. In this paradigm, the processing system
operates in parallel, has local interconnections, consists of numerous simple processors,
and is robust in the event of local failures.
Many image processing problems can be formulated as cost minimization problems,
where the minimum of the cost function satisfies reasonable properties in the image
processing domain [15, 18, 23]. Correspondingly, networks of reciprocal resistive elements
minimize their co-content' [45]. Selecting the cost function and recognizing its additive
1The co-content 0 of a reciprocal resistive element with constitutive relation i = g(v) is defined as
G(v) = fO g(x)-dx.
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Figure 1-1: One-dimensional resistive smoothing network.
terms as the individual resistive element co-contents allows one to construct a resistive
network that automatically relaxes to the minimum of the cost function [18, 36]. As well,
thoughtful selection of the cost function can result in linear elements; for other networks,
the algorithm requires nonlinear elements such as resistive fulses [18, 36]. Such networks
satisfy at least the first three attributes of biologically-styled computation, and probably
the fourth as well. As another example, linear algebraic and PDE equation solvers can
also be formulated as minimization problems, and then translated into networks [53].
1.2.1 Smoothing and Segmentation
The implementation of one such early vision task, smoothing and segmentation (edge
detection), is indicative of the types of analog networks that arise from such optimization
formulations. The basic problem is that of smoothing the image (noise reduction) while
respecting object boundaries (edge detection). Smoothing the image consists of satisfying
two opposing constraints, represented in the one-dimensional cost functional given by
E(y I u) = gf (yk - uk) 2 + g (yk+1 - k)2  (1.1)
k k
In this functional, u is the input and y is the output. The first term, the fidelity con-
straint, exacts a penalty when the output deviates from the input. The second term,
the smoothness constraint, contributes to the cost functional when adjacent outputs are
different. Trading off between these constraints is accomplished by changing the relative
value of the weights gf and g,. If each term in the functional is taken as twice the co-
content of a resistive element, the inputs and outputs are taken to be voltages, and the
g parameters have units of conductance, then the resistive network shown in Figure 1-1
automatically minimizes the cost functional, i.e., it finds the optimal output voltages Yk,
given the input voltages uk as data.
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Figure 1-2: One-dimensional resistive smoothing and segmentation network.
Adding segmentation (i.e., edge detection) to the basic smoothing problem can be
accomplished in several ways. One approach consists of introducing a line process that
selectively separates the image into regions, each of which is independently smoothed,
by disregarding the smoothness constraint at the region boundaries [11, 43]. The cost
function consists of three terms representing fidelity (thereby keeping the processed im-
age similar to the original image), smoothness (thereby keeping adjacent pixels in the
processed image similar to each other except where a break is allowed), and a line penalty
(thereby keeping the total number of line breaks small). Each of the terms has a multi-
plicative coefficient to provide for weighting its relative importance.
In the discretized one-dimensional case, the smoothing cost function is altered, re-
sulting in
E(y,1 I u) = gf Z(yk - Uk)2 + g9 -(yk+1 - yk)(1 - Ik) + a k (1.2)
k k k
where again u is the input and y is the output. In addition, 1 is the line process, such
that Ik = 1 if there is a break between pixels k + 1 and k, and Ik = 0 otherwise. The
corresponding network is shown in Figure 1-2; the line process is represented as switches,
where in this figure the switch is closed when the control variable is zero.
For a given set of inputs and switch settings, the network finds the optimal solution.
The remaining problem is to schedule the flipping of the switches so as to reach the mini-
mum cost given only the inputs; this scheduling can be either deterministic or stochastic.
Blake and Zisserman [6] described a deterministic method involving a re-ordering of the
minimization from
min (min E(y, I u) (1.3)1 (
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(a) Resistive fuse and its i-v characteristic.
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(b) Resistive fuse network.
Figure 1-3: One-dimensional smoothing and segmentation resistive fuse network.
min (min E(y,1 I u)) (1.4)
In this second form each resistor-switch combination is independent of all others, and
can be replaced by a nonlinear element called a resistive fuse [18]. The network, along
with the resistive fuse element and its i-v characteristic, is shown in Figure 1-3. A more
extensive treatment can be found in Blake and Zisserman [6], Harris et. al. [18], and
Lumsdaine et. al. [36], but the essential idea is again to provide a map from the cost
functional formulation to the resistive network. The general method shown here easily
extends to two dimensions.
1.2.2 The Coupled Depth and Slope Network
The coupled depth and slope network, designed by Harris [15, 17], was inspired by the
problem of surface reconstruction [7], that is, of finding a reasonable and dense surface
given a set of sparse, noisy, and possibly conflicting measurements. These measure-
ments can consist not only of depth data, but also of gradients in depth (i.e., slope)
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and of discontinuity information (including discontinuities in depth, slope, and higher
order derivatives). The coupled depth and slope network naturally incorporates gradi-
ent constraints (slope), and generalizes to arbitrary levels of smoothness; it is associated
with middle vision, where outputs from various early vision modules are combined in a
consistent manner.
The problem of surface reconstruction arises when a dense representation of a surface
is needed, but only sparse data are provided. The coupled depth and slope network
incorporates depth and slope data very naturally and intuitively. One way to understand
the operation of the network is to consider the underlying continuous one-dimensional
cost functional given by
E(u(x),p(x) I v(x),r(x)) = gl (u - )2  2 +3 du - 2
+94 5 (p )2] dx (1.5)
where v and r are the depth and slope input data, respectively, and u and p are the depth
and slope output data, respectively.
The cost functional penalizes deviations from the input data (the first and last terms),
as well as large gradients in depth output data (second term) and slope output data
(fourth term). The third term penalizes differences between the derivative of the re-
constructed depth (du/dx) and the reconstructed slope (p); it represents the coupling
between the smoothed depth and slope output data. The analysis of this continuous-
time cost functional is addressed in more detail in Chapter 7.
Discretizing the cost functional results in
E(u, p I v, r) = g (uk - Vk)2 + g 92 (uk+ - k)2 93(Uk+ - k - Pk) 2
k k k
+ E94 (Pk+1 - Pk)2 + E 95 (Pk --7k)2  (1.6)
k k
Identifying each term as twice the co-content of a reciprocal linear resistive element results
in the network shown in Figure 1-4. Again, this network automatically solves the cost
function minimization. The circle elements, shown separately in Figure 1-5, represent
grounded four-terminal subtractor constraint boxes2 that dissipate power proportional to
the difference between the voltage at the top terminal and the voltage across the bottom
2The reference terminal in Figure 1-5 is suppressed. The potentials of the three remaining terminals
are measured with respect to ground.
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V k-1 V k k+ k+2
Figure 1-4: One-dimensional coupled depth and slope resistive network.
Pdiss g(v3 - v2 )2
V2 1  +21
Figure 1-5: Resistive subtractor constraint box.
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two terminals (measured from right to left); constraint boxes are discussed in more detail
in Chapter 5.
The intuitive idea behind the resistive network is that the depth data (v) are smoothed
by the depth input resistive net (resulting in u), while the slope data (r) are smoothed
by the the slope input resistive net (resulting in p). The smoothed depth and slope are
coupled via the (bidirectional) constraint boxes, and the network settles to its minimum
co-content state. The two-dimensional network is similar, except that the input resis-
tive grid is 2-D, and the p and q slopes" are calculated and smoothed via independent
constraint boxes and resistive nets (that is, the p slope is calculated and smoothed inde-
pendent of the q slope). Note that the input data can be sparse as well, implying zero
source conductance (open circuits) at those locations where data is not supplied.
Chapter 7 describes the analysis of the one-dimensional coupled depth and slope
network and its design and layout in a 2ym double-poly CMOS process. Simulation and
testing of the integrated circuit implementation of the network is presented in Chapter 8.
1.3 Other Applications: Coupled-Equation Solvers
There is a long history of using mechanical and electrical means to solve simultaneous
linear algebraic equations. In 1878, Thomson (Lord Kelvin) proposed a machine using
tilting plates, ropes, and pulleys to solve these equations [53], and such a nine-equation
machine was built in 1936 at MIT [61]. A ten-equation machine using electrical AC
transformers was reported by Mallock in 1933 [37]. Soroka [52] and Jackson [27] both
describe potentiometric and feedback-amplifier equation solvers.
Simultaneous linear algebraic equation solvers that solve
Ax = b (1.7)
for x given A and b can be implemented using the principles outlined in this thesis by
using a resistive network that minimizes the quantity
Pdiss = (Ax - b)TGeff (Ax - b) (1.8)
While these types of networks will not be described in detail in this work, they consist
of lossy transformers4 set up to realize the linear equations; the matrix elements aij
are encoded in the transformer interconnection topology, and the vector elements bi are
3The p and q values represent partial derivatives of u with respect to x and y, respectively.
4 A lossy transformer is an ideal 1:1 transformer with a resistor in series with one of the terminals.
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encoded as voltage sources. Including diodes in series with (some of) these sources results
in a system of linear inequalities almost for free. Furthermore, monitoring the power
dissipation of the network provides an indication of the degree of constraint satisfaction;
in the event all equations are satisfied there is no current through any source.
Karpllls [29] described methods for implementing field equations using networks of
electrical elements. Such networks result from the discretization of ordinary and par-
tial differential equations. Again, while they will not be elaborated in this thesis, such
equation solvers can be implemented by realizing the discretization kernels as constraint
boxes and the boundary conditions as voltage sources at the network periphery.
1.4 Switched-Capacitor (SC) Implementation
Given a particular resistive network (e.g., an image processing network such as the
coupled depth and slope network), the next step is implementation. Several attributes of
image processing networks are quite general. One such attribute is size (i.e., number of
Jprocessing elements); useful networks are of moderate to large size (32 x32 to 256 x256
or larger). These networks also tend to be tessellations of unit cells; the computations
are local, and the communication is typically between nearest neighbors. In addition,
tailoring the network to the class of images being processed demands controllability of
the element characteristics. Finally, incorporating image acquisition into the network
can greatly enhance the processing speed.
1.4.1 SC Implementation Advantages
The VLSI medium is a natural implementation due to design techniques utilizing reg-
illar structure, the inherent device uniformity, and the availability of image acquisition
devices and circuits, but there are several problems with the straightforward continuous-
time implermentation. To keep power dissipation low, it is desirable to keep the resistance
values large, while maintaining good uniformity. In addition, it is sometimes important
to vary the relative resistances of network elements. Finally, some cost function imple-
mentations demand linear reciprocal multiterminal resistive constraint boxes [16, 17].
Inplementing controllable, large-valued, uniform linear resistors or resistive fuses in a
small area is difficult in standard VLSI processes [17, 69, 70].
By implementing the resistors using switched-capacitor (SC) principles, most of the
demands are satisfied. Small capacitors translate to large resistances, capacitance uni-
formity and linearity are excellent in modern double-poly VLSI processes, and relative
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Figure 1-6: Parallel SC realization of a continuous-time resistor.
resistances can be altered through changes in the relative switching frequencies. In addi-
tion, several constraint boxes are naturally implemented using SC circuits; implementing
these constraint boxes using continuous-time CMOS circuits and op-amps is nontrivial
and costly in terms of power and area [17].
1.4.2 Basic SC Resistors
One SC implementation method is to substitute for each resistor in the network a
SC structure with the appropriate clock phasing [57]. Such a structure is known in the
literature as a SC resistor5 . One basic SC resistor, the parallel SC resistor, is shown
in Figure 1-6. If the two terminals are connected to voltage sources, then the charge
transferred from vl to v 2 is given by
q = C(vi - v2 ) (1.9)
This charge transfers in time T = - (where f is the switching frequency and T is the
switching period), and the average current (charge transferred per unit time) is
iavg = = fC(vi - v2) (1.10)
The equivalent resistance, therefore, is given by
1eq - (1.11)
Req = I7
fc
5These structures are not resistive in the strict sense because there is no algebraic relationship between
the current and the voltage; the current is a series of sharp spikes (ideally, impulses), and the timing
of the spikes is not necessarily the same for each element terminal. Nevertheless, there is a relationship
between the terminal charges transferred per clock period and the terminal voltages. The sense of this
relationship is the focus of Chapter 4, where it is shown that the structures are resistive in the steady-
state equivalent-network sense. This thesis refers to these general structures as SC resistors; particular
structures are named, e.g., the parallel SC resistor. In short, continuous-time resistive networks have
resistive elements, while steady-state SC networks have SC resistive elements.
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Typical values are C = 200 fF and f = 1 MHz, yielding an equivalent resistance of
Req = 5 MQ. This capacitance, along with the associated MOSFET switches, shielding,
and spacing overhead, occupies an area under 60 jm x 25 im in a typical 2 im process
technology; a polysilicon resistor of the same value occupies over 600 times that area.
Other types of SC resistive elements, shown in Figure 1-7, include the series (Rq =
1 ,'1), series-parallel (Req - f(c 2 ), and the bilinear (Req = 4) SC resistors. Two
additional SC resistors, shown at the bottom of Figure 1-7, are insensitive to parasitic
capacitances when used as the input resistor for the active RC integrator; inverting and
noninverting refer to the sign of the integration operation. These structures are referred
to as inverting and noninverting SC resistors.
These other SC resistors operate similarly to the parallel SC resistor. In the series
SC resistor, the capacitor is first shorted, and then applied across the terminals; the
terminals are sampled on the same clock phase, rather than on different phases as with
the parallel SC resistor. This sampling causes the charge transfer given in equation 1.9,
and the effective resistance is the same as for the parallel SC resistor. The series-parallel
SC resistor is a parallel combination of the series and parallel resistors; the resulting
conductance is the sum of the individual conductances. The bilinear SC resistor applies
the capacitor simultaneously to both terminals, but in an alternating orientation so
as to effectively increase the conductance; alternating the orientation yields an effective
doubling of the resistor voltage, and the charge transfer occurs on both phases, yielding an
effective quadrupling of the basic conductance. The inverting SC resistor is very similar
to the series, and the analysis follows immediately, since phase 2 shorts the capacitor
and phase 1 connects the capacitor to the terminals. The noninverting SC resistor is not
strictly a resistor. Instead, it acts as a pseudo-negative resistor only when used in an
integrator structure. The claim that it is a negative resistor [1, p. 111] is true only in the
sense of the final expression; the sign of the integration operation is reversed from the
normal expression, but the input current of the integrator is that for a positive resistor.
When actual VLSI capacitors are fabricated, there are parasitic capacitances from
each plate to ground. With the parallel SC resistor, for example, the top-plate parasitic
capacitor is in parallel with the fabricated capacitor, so the actual capacitance value
is greater than designed. This capacitance increase results in a different integrator re-
sponse, and early SC filters suffered from this effect. When using the parasitic-insensitive
structures in an integrator (where one resistor terminal is connected to the input voltage
source while the other is connected to the virtual-grounded op-amp input) the parasitic
capacitances are either always connected to a voltage source or to ground, or are always
grounded (virtual or real).
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Figure 1-7: Other SC realizations of a continuous-time resistor, including (a) series,
(b) series-parallel, (c) bilinear, (d) inverting parasitic-insensitive, and (e) noninverting
parasitic-insensitive SC resistors.
1.5. Bounding the Network Step-Response
1.4.3 SC Circuits and Discrete-Time (DT) Systems
One major difference between resistive networks and their implementation using SC
techniques is the discrete-time nature introduced by the switches. Real SC circuits have
switches with finite nonlinear conductance and nonlinear capacitance. Gliven reasonable
element properties and network topology, Chapter 2 shows the correspondence between
the SC circuit with its continuous-time dynamics and the underlying stable discrete-
time system. This extraction of the discrete-time system from the continuous-time SC,
circuit provides a secure foundation for the analysis and synthesis presented in Chapters 4
through 6.
1.5 Bounding the Network Step-Response
Because the underlying system is discrete in time, one drawback of SC networks is that
they require some number of clock cycles to settle to a system steady-state. Physically,
this nonzero system settling time is due to the finite charge packets transferred at each
switch-closing event. Since only the steady-state response to a constant input is of
interest, it is desirable to predict, bound, and possibly reduce the system settling time.
Bounding expressions and estimates of the discrete-time system response can serve to
give the designer insight into the fundamental cause of the settling time in a particular
network, as well as its sensitivity to changes in capacitance ratios. In addition, such
bounds and estimates might be important in simulation studies of large discrete-time
systems.
1.5.1 Continuous-Time (CT) Step-Response Bounds
An important area of circuit simulation is that of estimating the signal propagation
delay in large MOS digital circuits. By modeling the interconnect material as an RC
tree, simple closed-form bounds can be found for this delay. These bounds were first
formulated by Rubinstein, Penfield, and. Horowitz for the case of linear, nonuniform RC
trees [50], and later extended to RC meshes by Wyatt [65]. Nonlinear nonuniform RC(
transmission lines were also explored by Wyatt [63, 64]. Networks involving capacitors,
a resistive multiport, and general distributed interconnections are bounded in [39]. A
very readable treatment of the lumped-parameter linear results is found in [66]. The
lumped-parameter bounds were tightened (improved) in [67] and [71], and extended to
ECL circuits in [47] and [48].
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The attractive feature of these bounds is their computational efficiency; this efficiency,
of course, comes at the expense of accuracy. Fortunately, in the area of digital MOS
circuits, the bounds are quite tight, and are used in practical MOS timing simulators
and commercial MOS CAD tools [66].
1.5.2 Step-Response Bounds and M-matrices
A significant improvement in this area of step-response bounds came when the bounds
were related to M-matrices [68]. With this work came a more global view of how these
bounds apply to other types of systems, since M-matrices govern the dynamics of systems
ranging from some electrical networks to social science and economic models. Rather than
being derived in an ad hoc manner (as in [50]), or using network theoretic concepts (as
in [65]), the bounds were formulated using matrix properties only.
Because the continuous-time bounds can be formulated using matrix properties only,
a strong comparison can be made to discrete-time systems without relying on the SC-RC
network comparison (a comparison which may not be readily apparent). The inspiration
for the approach taken in Chapter 3 to bounding the step-response of discrete-time
systems comes from [68].
1.6 Steady-State SC Analysis and Synthesis
After investigating the extraction of the ideal discrete-time SC network from the
continuous-time circuit, showing it to be stable, and investigating bounding expressions
for its transient response to a step input, the focus shifts to its steady-state behavior.
Image processing networks implemented using SC techniques must settle before their
voltages can be interpreted as the node voltages of a resistive network; once settled,
the resulting node voltages must be correctly interpreted. This interpretation is the
domain of analysis. General synthesis procedures, i.e., translating resistive networks
into SC networks having corresponding voltages and currents, follow from a thorough
investigation of analysis. Finally, several aspects of the analysis and synthesis of linear
SC networks carry over to certain classes of nonlinear SC networks.
1.6.1 Equivalent-Circuit SC Analysis Techniques
Almost all of the work in SC network theory has been in the areas of SC filter design
and computer-based analysis of SC circuits [1, 58]. As such, the general emphasis has been
on analyzing and understanding two-phase SC networks in the time and z domains. The
1.6. Stcady-Statc SC Analysis and Synthcsis
analysis has been generalized to multiphase networks, but the examples deal primarily
with the two-phase SC networks found in the design literature.
Several equivalent-circuit analysis techniques exist in the literature [12, 33, 34, 46, 58,
59] with the main idea being drawing the m different circuits (where rm is the number
of clock phases) and then linking them together so that the final state of phase k is the
initial state of phase k + 1. For example, the method reported in [58] uses dependent
charge sources to couple the phase circuits, while Kurth and Moschytz use "link-two-
ports" [34], and Vandewalle et. al. use generalized circulators in setting up the modified
nodal analysis (MNA) for computer-based simulation [59]. Another technique, also used
to simplify MNA, is to use capacitor-switch macromodels [12]; these macromodels reduce
the number of nodes for analysis (i.e., reduce the size of the state vector), and can then
be used to stamp the MNA matrices. A final technique uses signal-flow graphs to allow
for simpler hand-analysis of SC networks in the z domain [46].
Implementing resistive image processing networks using S( principles draws atten-
tion to three important issues relevant to equivalent-circuit analysis techniques. First,
the image processing SC' networks are intrinsically multiphase; implementing control-
lable resistive networks with minimal area points to using multiple switching frequiencies,
rather than pay the area penalty associated with programmable capacitance sizes. This
approach can result in hundreds or thousands of phases, and analyzing such a network
by drawing the circuit during each phase complete with linking elements provides little
hope for insight into behavior. Second, only their steady-state behavior is of interest; the
equivalent-circuit analysis techniques can be vastly simplified in the case of steady-state
SC networks, and, as shown in Chapter 4, these equivalent networks can be simplified
even further by substituting exactly one element for each capacitor (corresponding to
the simplest capacitor-switch imacromodel) in the original SC network. This identifi-
cation forms the basis of the linear SC' synthesis discussed in C/hapter 5. Third, most
of the equivalent-circuit techniques rely on z-domain analysis, thereby ruling out the
analysis of nonlinear elements. In addition, signal-flow graphs provide little insight into
the equivalent-circuit aspects of SC( networks. Finally, since the desire in [12] is to re-
lduce the number of nodes for MNA, the macromodel approach selects only a subset
of the capacitors for macromodeling. Chapter 4 indicates that every capacitor partici-
pates in the e(quivalent resistive network; the emphasis in this thesis is on understanding
the steady-state behavior rather than simplifying the computations of the discrete-time
system response.
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1.6.2 Umminger's Steady-State Networks
Ulmminger outlined transformation rules to translate any network of two-terminal
positive linear resistors to a SC network involving parallel SC resistors, and showed their
equivalence in terms of node voltages and transferred charges [56, 57]. Chapter 5 extends
these results to arbitrary networks of lossy two-port transformers and two-terminal pos-
itive linear resistors, as well as a large class of networks involving more general resistive
multiports and various constraint boxes.
Umminger also showed, however, that controlling the relative resistance values by
varying the relative switching frequencies resulted in unexpected behavior. Multiple-
frequency networks (i.e., those involving SC elements switched at different rates) do not
obey simple interconnection rules. For example, the series connection of two identical
parallel SC' resistors between two voltage sources, where one SC resistor is clocked at
r times the other element, does not behave as the series connection of two resistances
with one resistor value being r times the other. In addition, the resistance values for
three or more parallel SC resistors in series are affected by the switching ratios as well
as the ordering of the SC resistors. Finally, Umminger's work was limited to parallel
SC resistors only, and the minimum number of clock phases to implement general two-
terminal resistor networks was incorrectly claimed to be N (the number of nodes) for
arbitrary networks, and four for planar networks. Umminger's examples are discussed
and demystified in Chapter 4; it is also shown there that only two clock phases are
necessary to implement any network of two-terminal positive linear resistors.
1.6.3 Novel Linear SC Elements
In addition to various types of SC resistors, several configurations of switches and
capacitors result in interesting and (perhaps) useful SC resistive elements. Several good
examples come from Manetti and Liberatore [35, 38] who worked on passive SC circuits.
By avoiding the use of operational-amplifiers to realize filters, their goal was to reduce
noise, reduce power, and increase operating frequency. Their elements included different
types of gyrators and circulator-type elements, which they used to implement passive SC/
filters. The downfall of their approach was the parasitic capacitances and the subsequent
design of good integrated op-amps. Other examples come from Knight and Wells [31].
These and other elements are shown and analyzed in Chapter 5.
1.7. Synopsis
1.6.4 Nonlinear SC Elements and Networks
The first work on nonlinear q-v characteristics of SC circuit elements appears to be
that of Huertas [26]. He presents a method for synthesizing certain types of characteris-
tics, but the amount of hardware is prohibitive for use in dense image processing grids.
In addition, the characteristics are limited to piecewise-linear, and there is no method
for changes following fabrication.
Barman designed nonlinear SC circuit elements specifically for use in image processing
networks such as resistive grids [4]. His elements are much simpler than in [26], and are!
much more general in the type of allowed characteristic. In addition, the characteristic
can be changed at any time through the use of a few global control voltages.
Barman designed and fabricated a nonlinear five-phase SC network that accomplished
one-dimensional edge detection using his elements set up as resistive fuse equivalents [4].
He claimed that his SC/ network solution is not equivalent to the resistive fuse network,
and offered an "intuitive" explanation. In Chapter 6, Barman's claim is examined and
proven false; the linear analysis theory is extended there to allow for proper interpretation
of the node voltages in Barman's resistive fuse network. Finally, several linear steady-
state synthesis techniques are extended to design a better equivalent to the one- and two-
dimensional resistive fuse networks. More generally, these techniques allow for the design
and implementation of arbitrary networks of nonlinear two-terminal voltage-controlled
resistive elements.
1.7 Synopsis
This first chapter has served a variety of purposes. It has described the general
problem areas under study, thereby motivating the work to be presented. Specifically,
it demonstrated that linear and nonlinear resistive networks are useful for implementing
image processing operations and coupled-equation solvers. Furthermore, it suggested a
more general correspondence between resistive elements and SC structures than discussed
in [57]. Combining and extrapolating from these two ideas leads to the main contribution
of this thesis: the analysis and synthesis of linear and nonlinear steady-state SC networks
useful for implementing resistive networks. In addition, this chapter introduced some of
the relevant background material (more detailed background follows in each chapter), so
that the significant contributions of this work can be identified. This chapter concludes
with a description of the contents of the remaining chapters.
The second chapter discusses foundational issues concerned with identifying a discrete-
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time system with a continuous-time network of capacitors, sources, and resistive switches.
It describes the general classes of SC networks studied; these classes range from grounded
SC networks (i.e., only grounded capacitors, grounded voltage sources, and connecting
switches) to floating SC networks (i.e., grounded SC networks including floating capaci-
tors and floating voltage sources). The chapter describes the elements involved in some
detail, and explores the relationship between a continuous-time SC network and the cor-
responding discrete-time system. Finally, it proves the stability of such systems for a
restricted but very useful class of networks.
The third chapter develops and proves step-response bounds and estimates for ideal
linear grounded SC networks. These bounds dictate the envelope within which the exact
response must lie. Both the direct and inverted forms of the bounds are derived, their
limiting cases are explored, and several examples are presented.
The next three chapters concentrate on ideal SC networks with constant sources in
steady-state. Chapter 4 describes a general analysis procedure for transforming an arbi-
trary ideal linear SC network into its resistive equivalent. Chapter 5 explores synthesis
issues relating to the implementation of linear resistive networks. Chapter 6 investigates
these analysis and synthesis issues for certain nonlinear networks.
The next two chapters concentrate on the design, analysis, layout, simulation, and
testing of a SC implementation of Harris' coupled depth and slope network. Chapter 7
focuses on the design, layout and analysis of the network, incorporating several synthesis
ideas from Chapter 5. Chapter 8 describes the simulation and testing of the fabricated
one-dimensional coupled depth and slope network.
The final chapter summarizes the contributions of the work. It presents conclusions,
and sets forth ideas for future research. Figure 1-8 summarizes the logical dependencies
of the material in each chapter.
1.7. Synopsis
Chapter 1
Introduction and Background
Chapter 2
Foundations
Chapter 4
Linear SC Analysis
Chapter 5
Chapter 3
Step-Response Bounds
Linear SC SynthesisI
Chapter 7
IC Design of the CDS Network
Chapter 8
IC Testing of the CDS Network
Chapter 6
Nonlinear SC Analysis and Synthesis
Figure 1-8: Logical dependence of the material in each chapter.
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to Stable DT Systems
The first chapter pointed out that resistive networks can be useful for implement-
ing certain image processing algorithms. Furthermore, it reviewed the correspondence
between resistive elements and certain switched-capacitor (SC) structures driven by con-
stant voltage sources, and summarized Umminger's contribution of a correspondence
between networks of two-terminal positive linear resistors and the steady-state response
of connections of appropriately-switched parallel SC/ resistors. Chapters 4 through 6
extend this correspondence to a much more general class of resistive and SC networks.
In order for the theory to be applicable to real SC circuits, however, there must be
an identification between resistive networks and ideal SC networks, as well as between
ideal SC networks and VLSI implementations involving MOS transistors as switches;
these VLSI implementations are called continuous-time ((CT) SC circuits. The first iden-
tification is treated in-depth in Chapters 4 and 5, but involves fundamental issues of
long-term stability of the SC circuit over the course of several clock periods as well as
issues of uniqueness of capacitor voltages and charge transfers. The second identification
involves fundamental issues associated with the VLSI implementation, such as stability
and uniqueness after every switch-closing event. This study of stability and uniqueness
allows the identification of a correspondence between the real and ideal SC networks, and
between some ideal SC networks and stable discrete-time (DT) systems.
After introducing these fundamental issues of stability and uniqueness, the classes
of SC networks studied in this work are described, and the main results found in this
chapter are summarized. The remainder of this chapter is a detailed statement and
presentation of the main results. Section 2.4 describes the clocking scheme for ideal
SC networks and establishes some notation. Section 2.5 proves that a large class of SC(
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i VA VB
+G1 G2 G3
Figure 2-1: Example: simple resistive circuit.
q 1 V1 2 V2 1 V3 2
VI
C • C 2 C3
phase 1
phase 2 n
T
Figure 2-2: Example: ideal SC realization of Figure 2-1 using parallel SC resistors.
circuits settle to a steady-state behavior under conditions of constant input. Section 2.6
describes in detail the circuit elements allowed in models of actual VLSI implementations.
Section 2.7 proves the stability of the SC circuit following each switch-closing event, while
Section 2.8 discusses some of the consequences of this stability. Section 2.9 proves some
general energy results, which are then used in Section 2.10 to explore the uniqueness of
source transferred charges under steady-state behavior.
2.1 Fundamental Questions
Suppose it is desired to implement the resistive network shown in Figure 2-1. According
to the mapping proved by Umminger [57], one SC network implementation is shown in
Figure 2-2, where Ck = TGk for ke{1, 2, 3} and for a fixed arbitrary period T. For the
equivalence to be meaningful, we associate voltage VA of Figure 2-1 with the voltages
V1 and v2 of Figure 2-2 at the end of phase 2. Similarly, voltage VB in Figure 2-1 is
associated with voltages v 2 and v 3 in Figure 2-2 at the end of phase 1. Finally, current
i of Figure 2-1 is associated with the transferred charge q of Figure 2-2 by the relation
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1 2 1 2T V2 V3 1
v +
Figure 2-3: Example: real SC realization of Figure 2-1 using parallel SC resistors and
MOSFET devices.
i = q/T; the current is the charge transferred per period.
There are two main questions raised at this point. The first question is concerned
with the long-term stability of the ideal SC network in Figure 2-2. That is,
e given an initial set of capacitor voltages and a periodic set of clocking waveforms
(phases 1 and 2), do the capacitor voltages settle to steady-state values?
Specifically, after a large number of cycles through the clocking period, is the voltage l0
at the end of phase 1 equal to the voltage v1 at the end of the subsequent phase I? This
question can be asked of increasingly general networks of ideal switches and capacitors.
The second main question is concerned with uniqueness issues. That is,
* given an initial set of capacitor voltages and a periodic set of clocking waveforms,
and assuming that the network does settle into a long-term steady-state behavior,
do the steady-state capacitor voltages and charge transfers depend upon the initial
set of capacitor voltages?
Again, the question can be asked of increasingly general networks.
These two questions are still a bit premature. One must first ask whether or not an
implementation using real MOSFET devices as switches in fact implements the ideal SC
network. That is, in what sense is the real implementation shown in Figure 2-3 equivalent
to that shown in Figure 2-2'?
This chapter deals with these foundational issues of stability and uniqueness. As part
of the presentation, some results concerning energy transfer are derived as well; these en-
ergy results are used in the study of the uniqueness of steady-state charge transfers. The
next section describes the classes of SC networks studied in this work. These descriptiolls
are used in Section 2.3, which lists, without proof, the main results of this entire chapter.
These results allow one to associate real implementations of SC circuits with ideal SC(
networks, and ideal SC( networks with their equivalent resistive networks.
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2.2 Characteristics of SC Networks Studied
Before presenting the main results of this chapter, it is necessary to describe the
characteristics of the SC networks under study. The elements involved in these networks
are
* multiterminal capacitors,
* ideal independent two-terminal constant voltage sources, and
* multiterminal switches.
Each switch is controlled by a periodic binary signal (the switch's "clock"), and all of
the switch clocks are jointly periodic and nonoverlapping.
Definition 2.1: When the switches are ideal, the networks containing the three types of
elements listed above are called ideal SC networks. When the switches are implemented
using MOSFET-based structures (e.g., a PMOS transistor), the resulting network is
called a real SC network.
For example, Figure 2-2 shows an example of an ideal SC network, while Figure 2-3 shows
an example of a real SC network.
Definition 2.2: If all of the capacitors in a SC network are linear, two-terminal and
positive, then the network is called a linear SC network. A nonlinear SC network contains
at least one nonlinear strictly monotone capacitor.
Note that in this work, if a capacitor is linear it is assumed to be two-terminal and
positive.
2.2.1 Topological Constraints
There are four topological constraints on the ideal SC networks studied in this work.
The first is that for every node there must be at least one capacitor or voltage source
terminal connection. This restriction is equivalent to the idea that switches connect
capacitor and voltage source terminals. For convenience,
Definition 2.3: these switches that connect capacitor and voltage source terminals are
called connecting switches.
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The second constraint is that there must be no closed loops involving at least one voltage
source and any number of closed switches during any clock phase. This restriction avoids
possible KVL violations in finding a zero-current solution during any clock phase. The
third constraint is that capacitor terminals are not connected directly to voltage source
terminals, except possibly at the datum node. The final constraint is that the graph of
the network be connected and unhinged.
These topological constraints are not real constraints in practice; the explanation is
treated in detail in a later section. For the first constraint, a node where only switches
connect together can be eliminated if the switches are re-connected properly. The utinder-
lying assumption is that the switch currents do not matter; only the capacitor voltages
and capacitor and source transferred charges are important. For the second assumption,
a practical SC network would not have a loop with two or more voltage sources and closed
switches. For the third constraint, if there is a connection between capacitor and source
terninals, the connection can be replaced by a parallel combination of switches such that
the connection is completed whenever there is the possibility of a charge transfer in the
original ideal S( network. For the fourth constraint, an unconnected or hinged graph can
be separated into connected unhinged components with no effect on the circuit solution.
Since each of these components can be considered separately, there is no loss of generality
with this constraint.
2.2.2 SC Network Classes
In the following definitions, the network elements and topology restrictions are as
listed above. The most general ideal SC network under study is the ideal floating S(C
network.
Definition 2.4: An idcal floating SC network is a network containing an arbitrary pos-
itive number of capacitors, an arbitrary positive number of voltage sources, and an arbi-
trary positive number of ideal connecting switches.
Another important class of networks is the grounded SC network. These networks depend
upon some of the elements being grounded. Specifically,
Definition 2.5: a grounded element has exactly one terminal connected to ground po-
tential.
Now the simpler class of networks may be defined.
Definition 2.6: An ideal grounded SC network is an ideal floating SC network such that
every capacitor and every voltage source is grounded.
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1 C3 1
VA
Figure 2-4: An example of an ideal bridging SC network.
One final class of ideal SC networks is a slight generalization of the ideal grounded SC
network class. Before defining this class, another definition is necessary.
Definition 2.7: A bridging capacitor is an ungrounded positive linear two-terminal ca-
pacitor such that every switch connected to one of its terminals has the other switch
terminal connected either to a grounded element or to ground potential. Also, for each
such grounded element that is a capacitor, there can be no other switches connected to
this grounded capacitor that are controlled by the same phase as the switch connecting
the grounded capacitor to the bridging capacitor.
An example will be shown after the next definition, which slightly generalizes ideal
grounded SC networks to another useful class.
Definition 2.8: An ideal bridging SC network is an ideal floating SC network such that
every voltage source is grounded and every capacitor is either grounded or bridging.
Note that the ideal grounded SC network class is a subset of the ideal bridging SC
network class, which is in turn a subset of the ideal floating SC network class. Examples
of ideal grounded, bridging, and floating SC networks are shown in Figures 2-2, 2-4, and
2-5, respectively. In Figure 2-4, capacitors C1 and C(2 are grounded capacitors, while
capacitor (C:3 is a bridging capacitor. In Figure 2-5, capacitors C2 and C4 are grounded
capacitors, and capacitors C1, (73, and C5 are floating capacitors.
The SC networks studied in this thesis can be written, then, as
Sideal f linear
real nI onlinearJ
S-SC networks
where the brackets indicate a choice between the enclosed adjectives. The next section
concisely lists the main results of this chapter.
VB
2.3. Main Results
C1  Cs
1 1 2 
VA
C 3
2 11 2
+ V
- B
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Figure 2-5: An example of an ideal floating SC network.
2.3 Main Results
All of the results listed in this section are stated and proved later in this chapter.
They are listed here for the convenience of the reader more interested in the results and
methods of the following chapters.
Before stating the results, two definitions of stability are necessary.
Definition 2.9: Long-term stability is the condition where the ideal SC( network capac-
itor voltages (equivalently, the state of the corresponding DT system) cycle through a
finite number of vector values with the same period as the set of jointly periodic clock
waveforms, under conditions of constant input voltage source values.
This definition is equivalent to the corresponding DT system having a fixed point.
Definition 2.10: Clock-phase stability is the condition where the real SC( network ca-
pacitor voltages settle to an equilibrium state following the closing of any subset of the
MOSFET-based switches.
The main results of this chapter are listed below in order of generality, from real S(C
circuits to ideal SC networks to stable DT systems. The section where the result is stated
and proved in detail is listed in parentheses.
* The resistive multiport associated with a real floating SC network is passive with
respect to an operating point (Section 2.7).
e* Under very general and realistic assumptions, the MOSFET-based switches in a
real SC network can be replaced with ideal switches, thereby transforming it to
an ideal SC network. Briefly, these assumptions are: the capacitors are regular,
strictly monotone, reciprocal, and have a globally-defined constitutive relation inI
(C'2 ; the voltage sources are ideal, independent, two-terminal, and constant when
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switches are closed; the switches are voltage-controlled strictly passive nonlinear
resistors that isolate all switch terminals when the switch is open, and have a finite
nonlinear conductance between all switch terminals when closed (Section 2.7).
* For real floating SC networks, the capacitor voltages and transferred charges are
unique following the closing of some subset of the switches, given an initial set of
capacitor voltages and input voltage source values (Section 2.7).
* The clock for a real floating SC network can be transformed to a periodic uni-
form nonoverlapping multiphase clock, where each phase is active once during each
period (Section 2.8).
* A real floating SC network has a corresponding DT system (Section 2.8).
* A reasonable state of the system is the set of capacitor voltages (Section 2.8).
* For a real linear floating SC network, there is no energy dissipated in the nonlinear
switches if and only if all capacitors end up at voltages identical to their initial
voltages (Section 2.9).
* For a real linear floating SC network, if the initial capacitor voltages are all zero,
then the final stored energy is equal to the energy dissipated in the switches, and
is equal to exactly half of the energy supplied by the voltage sources (Section 2.9).
* For a real nonlinear floating SC' network, if the final capacitor voltages are all zero,
then the voltage sources supply zero total energy, even though there may be nonzero
currents through nonzero sources (Section 2.9).
* Ideal grounded SC networks are long-term stable (Section 2.5).
* Ideal bridging SC networks are long-term stable (Section 2.5).
* For an ideal linear floating SC network in steady-state, the source transferred
charges are unique functions of the voltage source values; they do not depend
upon the initial capacitor voltages (Section 2.10).
Readers more interested in the bounding, analysis, synthesis, and implementation
issues than in detailed proofs of these main results may choose to skip the rest of this
chapter.
2.4. Ideal SC Network Clocking and Nolation
2.4 Ideal SC Network Clocking and Notation
The first part of this section describes the clocking scheme for ideal SC networks.
This scheme is similar to those found in the literature [1, 54]; it is carefully described in
order to provide a foundation for the notation established in the last part of this section.
2.4.1 Ideal SC Network Clocking Scheme
The switches are controlled by a, periodic uniform nonoverlapping multiphase clock
(mi phases, where m >_ 2). The term "clock" refers to the system of mi switch-controlling
signals, called "clock phases"; each signal may control any number of switches, but each
switch is controlled by exactly one clock phase. The modifier "periodic" refers to the
ordering and periodic nature of the clock; phase 1 occurs first, followed by phase 2, and
so on through phase m, and then the cycle repeats. The clock is "uniform" in the sense
that the beginning of each clock phase occurs T/m time units after the beginning of the
preceding phase, where T is the period of the clock (i.e., the measure in time units between
the onset of each successive phase 1 clocking event). The clock is "nonoverlapping"
because different clock phases are never active simultaneously; all of the phase k switches
open before the phase k+ I switches close (for ke{1,2,..., n- 1}), and all of the phase m
switches open before the phase I switches close. The clock is "multiphase" because each
clock phase (of which there may be more than one) is active once during the period; each
switch, therefore, is closed exactly once during each period.
The capacitor voltages in the ideal SC network are piecewise-constant signals; they
are sampled at the appropriate time to produce discrete-time signals. At the beginning
of phase k, just following the closing of the switches, there is an impulse of current. In a
real SC circuit, this current is spread out in time, but the capacitor voltages are assumed
to equilibrate before the switches subsequently open. This settling is discussed in more
detail in Section 2.7. The sampled capacitor voltages are described as
vd n + - (2.1)
where j is the circuit node number of the capacitor in question, n is the number of times
the circuit has cycled through the period, k is the clock phase most recently active, and
mn is the total number of distinct clock phases. The clocking algorithm is described in
detail below, where v, and v, are vectors of capacitor and source voltages, respectively.
Algorithm 2.1: Clocking Algorithm:
1. Set all clocks low.
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2. Initialize capacitor voltages to vx [0 + values.
3. Set n = 0.
4. Set j = 1.
5. Change source voltages to vu [n + ] values.
6. Sample all voltages and label as n + . This sampling action is called "time
click n + -". It marks the beginning of phase j during period (n + 1) and the end
of the preceding phase. If j = 1, then this action is also called "period click n"; it
marks the end of period n and the beginning of period n + 1.
7. Set clock phase j high. This action marks the beginning of the active portion of
phase j during period n + 1.
8. Allow capacitor voltages to settle to new v, [n + •] values.
9. Set clock phase j low. This action marks the end of the active portion of phase j
during period n + 1.
10. Increment j.
11. If j<m, then go to step 5.
12. Increment n.
13. Go to step 4.
The labeling notation of the source and capacitor voltages is illustrated for a three-
phase clock in Figure 2-6. This labeling and timing strategy allows for the capacitor
voltages at time click n + A ("future" state) to depend upon the capacitor and source
voltages at time click 7n + A, ("present" state and input).
2.4.2 Discrete-Time System Notation
The language employed for most of this thesis is that of discrete-time systems with
state variables as voltages or total or transferred charges; the general notation employed
is described in terms of time click and period click notation. The time click notation
indicates the values of quantities after the capacitor voltages have settled for any clock
phase, while the period click notation indicates the values after the mnth clock phase (i.e.,
at the period boundaries).
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Figure 2-6: Clocking diagram for a three-phase SC network.
Time Click Notation
As indicated in Figure 2-6, the time click notation is precisely defined. In all of the
notation, the subscripts x, u, and s relate to capacitor, source, and switch quantities,
respectively.
v [n + is the vector of capacitor branch voltages at the end of phase k during
period in + 1 (i.e., between period clicks n and n + 1).
Q 71n + ] is the vector of total capacitor branch charges stored at the end of phase k
during period n + 1.
qx n + f] is the vector of charges transferred through the capacitor branches during
phase k during period n + 1.
v5 I [n + ý] is the vector of source branch voltages at the end of phase k during period n+
1.
qu + f] is the vector of charges transferred through the source branches during
phase k during period in + 1.
The General Discrete-Time System
After transforming the timing of the network and defining the notation, the ideal SC(
network can be expressed as a discrete-time system. The future state variables (either
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total capacitor charge or capacitor voltage) can be expressed in the general form
Vx n + =f E Vx [ + - , Vu n + k (2.2)
and
Qx n+ = fQk (Qx n + - vu [n + k- (2.3)
71 771 r711
The capacitor branch transferred charge vector is given by
qx n+-k Qx n+k -Qx n+k1 (2.4)
Period Click Notation
The state development equation given above describes the system dynamics from one
time click to the next. The system may also be described in terms of quantities defined
at period clicks only. The following general notation is used.
vx [In] is the vector of capacitor branch voltages at period click n.
Qx [n] is the vector of capacitor total charges at period click 7n.
qx [n] is the vector of charges transferred through the capacitor branches during period n
(i.e., between period clicks n - 1 and n).
vu [Tn] is the vector of source branch voltages at period click n.
qu [n] is the vector of charges transferred through the source branches during period in.
Some of these quantities are identical to time click quantities, which explicitly denote
the clock phase as well as the period. For example, the capacitor and source branch
voltages are given by
vx [n] = vx [ + - (2.5)
Vu [n] = Vu n + 1 (2.6)
Also, the total capacitor charges are given by
Qx [n] = Qx [7 + -01 (2.7)
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In addition,
vx [In + 1]
Vu [n7 + 1]
Qx [n7 + 1]
SVx [n + •1i
= Vu [ + - ]
= Qx 71 +J[ 7177
(2.8)
(2.9)
(2.10)
The period click transferred charges are the sum of the time click transferred charges
over the period, i.e.,
qx [71]
qu [In]
= qx
k=1
knIt + -Tt1 (2.11)
(2.12)" [ k= qu 1 + -
2.4.3 The Linear Discrete-Time System
For a linear SC network, the total charge obeys
+ - Cvx [n + -
7711
and the transferred charge obeys
kqx
qx r> -
k-1Qx [n+ k-
- Vx [n + -
where C is the capacitance matrix.
Since the final capacitor branch voltages and total charges are assumed to be functions
of the initial capacitor total charges, the network obeys the state development equation
kx +
vx rb + -
771
k
-
1
=AkVx nT + - + BkVu
k7 -1
7712
where 7rn>2, kc{1,2,... ,I i}, and Ak and Bk are determined by the circuit topology
during phase k.
The development of the state can be evaluated over each period by repeated substitu-
tion of these matrix equations. Specifically, the state at period click nt + 1 can be written
as a function of the state at period click n and the inputs during period n7 + 1 as
Vx [n + 1] = Avx [n7] + Byiu [n]
(2.13)
(2.15)
Qx 7[
(2.14)
(2.16)
k
= Qx 71 + -
-( [ 71
= x n ~+-
CHAPTER 2. Foundations: From CT SC Circuits to Stable DT Systems
where
A = A7,A?_l...Al
= Ak (2.17)
k=1
and
B = [A,,,A,_...A 2B, I AA,,I-...A 3B2 ... A,,Brn-1 B7,] (2.18)
with
u [n] =
vu [n + -
vu [n + ]
Sn + m-
(2.19)
When the sources are constant over the entire period, then the system is written as
vx [n + 1] = Avx [n] + Bvu [n] (2.20)
where A is as before, and
B = ,,A,,7_1-...A 2Bi + AmAmi-1...A 3B2 + ... + AB,,,m-1 + Bn, (2.21)
The remainder of the work, except for Chapter 6, focuses on linear discrete-time systems
of the general form
x[n + 1] = Ax[n] + Bu[n] (2.22)
2.5 Ideal Linear SC Network Long-Term Stability
This section proves the long-term stability of ideal grounded and ideal bridging SC
networks. The method of proof is to find a contraction mapping.
2.5.1 Ideal Linear Grounded SC Networks
Equation Formulation
During each clock phase, each capacitor in an ideal grounded SC network is either
isolated (not connected to any other capacitor or source through closed switches), source-
connected (connected by some path through closed switches to exactly one source and
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an arbitrary number of capacitors), or capacitor-connected (connected only to capacitors
through closed switches). For an isolated capacitor at node i, the new state voltage is
the present state voltage, i.e.,
vi n+ = vi + -- (2.23)
For a source-connected capacitor at node i, the new state voltage is the voltage of the
source to which it is connected, i.e.,
vi n + - = vU + - (2.24)
For a capacitor-connected capacitor, the new state voltage results from the charge-sharing
of all the capacitors to which it is connected. Considering node i, the new state voltage
is given by
k vn + k-1
vi n+ = Kp ik ±Y (2.25)
where K:ik is the set of node numbers of all capacitors connected to node i during phase k.
Note that this expression is valid for an isolated capacitor since in that case K:;k = {i}.
From Equations 2.24 and 2.25 and the fact that all of the capacitors are positive, the
Ak and Bk matrices are nonnegative (i.e., all elements are real and nonnegative). Being
the products of nonnegative matrices, A and B are also nonnegative matrices.
A Contraction Mapping for Ideal Grounded SC Networks
One method of proving stability of the ideal linear grounded SC network is through
the use of contraction mappings.
Definition 2.11: A function f mapping a normed linear space to itself is a contraction
if there exists a, 0 < a < 1, such that'
If(x) - f(y)|ll a- x -y (2.26)
for all x and y in the space.
Any contraction on a complete metric space has a unique fixed point in the space, and
any sequence defined by the iteration of f is Cauchy [3, p. 92].
'This definition is more restrictive than necessary, since the norm of the difference can be replaced
by a metric involving the terms in each difference.
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To prove stability of ideal linear grounded SC' networks, consider phase k of the
network. Let the special norm, called the stored energy norm and denoted as | 11E, be
defined by
|x 2 LxTCx (2.27)E -2
where C is a positive-definite diagonal matrix (all diagonal elements are positive). (Con-
sider any two distinct initial conditions Vk,a and Vk,b). Let fk denote the mapping from
the initial state (i.e., the set of capacitor voltages immediately prior to the closing of the
phase k switches) to the final state (i.e., the set of capacitor voltages immediately prior
to opening the phase k: switches).
During phase k, the set of capacitors can be partitioned into subsets of connected
capacitors. Each subset is either a parallel connection of a nonzero number of capacitors
only (capacitor-connected), or such a parallel connection along with a parallel-connected
voltage source (source-connected). In the case of the source-connected subsets, the differ-
ence between the final sub-states is exactly zero for any two initial conditions. In the case
of the parallel connection of capacitors only, the final voltage is given by Equation 2.25.
Partition the set of N capacitors into S subsets of paralleled capacitors indexed by IZ,
with q E {1, 2,..., S}. Let the first S, subsets be capacitor-connected, and the remaining
i, subsets be source-connected. Finally, let the expression vi[n + k ] be abbreviated as
Vk,p,, where p is either a or b depending upon to which of the distinct initial states it
corresponds.
The squared norm of the difference between initial states can be written as
2|Vka - Vk-,b E 2 ZCi(Vhkl,a,i - k-1 l,b,i) 2
1 '
2ZZ ((k-1, 8 ,i - Vk1,b,i )2q=1 iETq
1 1 Y E C j(Vk-1,a,i Vk-1,b, 2  (2.28)
q= l iEq jETqjq
where
C(lq (:i (2.29)
The squared norm of the difference between final states can be written as
I Vk,a - Vk,b E jjfkh(Vk-1,a) - fk(Vk-l,b) E
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1
i=1
E E Ci(vk,a,i - vk,b,i 2
q=1 iE6q
1 
)2S Cli(Vk,ai - k,b,iiq=1 ieTq
2q=S+1 iEZTq
(i(v k,a,i - k,b,i )2
1Sc
2 Ci(vk,a,i - Vk,b,i)2
q=1 iET q
I -l (Z k CPUk
q=1 tIelq Ep
If iEZq, then iik = 1q. Introducing the shorthand notation
A
Vk-1,ab,i = Vk-l,a,i - Vk-l,b,i
it therefore follows that
I Vk,a - Vk,b IE = q1
q=1 "iq
pFq LCpVk-1,ab,p
C CpPE~q p
q1 s 1
2q(=1 i
2 q=1
( CPVk-1,ab,p
(pGI'
zz E CiCjVk-1,ab,iVk-1,ab,j
(q iEnq jEZq
Also allowing the shorthand notation
A
Vk-l,ab = Vk-l,a - Vk-l,b
the difference of squared norms is given by
Vk,abl - Vk-1,ab lE
1 Sc
q=1
1 E: CiCjVk-l,ab,iVk-l,ab,j
Cq ieZq jElq
S  12
2 C'i-jVk-labi
q=1 'F q iEZq jETq
2 1 C Oi(Vk-l,ab,i(Vk-1,ab,jq=1 --,q iE.Tq 3ET q
1,a,p - Vk-l,b,p
-ik CP
) 2 (2.30)
(2.31)
(2.32)
(2.33)
- Vk-l,(b,i)
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1 sY+s 1
Ej C 2L d Ik-1,ab,i
q=Sc+1 q iE q jEq
C E E C Ci~jiUk-1,ab,j - Vk-1,ab,i)2
q=S1 C iEqIq i3Eq
3>i
q=S;,+I q iEq G jEEq
< 0 (2.34)
with equality only when the initial conditions are such that
Vk-l,a - Vk-l,b + vP (2.35)
where vi, = aq for i E ,q and the aq's are constants such that aq = 0 for q > S,; that
is, there is equality only when every capacitor-connected subset has initial conditions
differing by a constant.
Over one period, then, the difference in squared norms from the initial state to the
final state is given by
|V,ab |E - VO,ab E (I V7 > E - VO,abE
k=l
< 0 (2.36)
with equality only when the initial states are identical. But since
vIm,ab VOab (= V,abE E V0,abI E)( V7n,ab E + ÷,v0,cab ) (2.37)
andl
IIV+,,ba E + IV,b E >0 (2.38)
then
||v,,,ab |E - VO,Ib E <0 (2.39)
with equality only when the initial states are identical.
To understand this requirement for equality, recall that every (phase k)-connected
subset must have initial conditions that differ by a constant. Since all of the capacitors are
connected through switches to all other capacitors, then this constant must be the same
for all of the capacitors; this "difference constant" does not change from the beginning
of the phase to the end. Finally, since there must be at least one connected source, this
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constant must be exactly zero. For equality to hold, therefore, the initial conditions must
differ by zero; they must be identical.
By assumption, these two initial conditions are distinct, so the inequality is strict.
The norm difference therefore requires (resorting to earlier notation)
Sv[L[n + 1] - Vb[7L + 1] HE < a lV71 - Vb7[]ll E (2.40)
with 0 < a < 1. The metric space is taken as 'N, which is complete. The final result
is that every initial condition results in a sequence of capacitor voltage vectors that is
Cauchy, and this sequence converges to a unique fixed point. This stability argument
implies that all of the eigenvalues of the discrete-time system lie strictly inside the unit
circle, i.e., that the spectral radius of the system development matrix A is strictly less
than unity.
2.5.2 Long-Term Stability Issues of SC Loops
Suppose that the set of topologies allowed during clock phases of ideal SC networks
is extended to include loops of capacitors and sources.
Equation Formulation
Take the case of a loop of capacitors. Re-orient the capacitor branches all in the same
direction, and number them in order from 1 through L. To solve for the final state, note
that there are L - 1 independent charge-balance equations (where L is the number of
capacitors in the loop) and one KVL equation. The charge-balance equations are
CV,o - C2v 2,o = C1V1 - •2v 2
22,0- C31 3,0 C2v2 - C3v3
CL-lVL-1,o - CILVL,O = CL-lVL- - CLVL (2.41)
where the notation is vastly simplified so that initial voltages have a zero added to the
subscript while final voltages do not. The single KVL equation is
Vl + V2 + ... + VL = 0 (2.42)
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These equations are written in matrix form as
0
0
0 CL- _ -(CL
... CL CL
- ( 2
C2
0
-C 3
S" 0 CL_ 1
... 
... 0
0
0
- CL
0
vo (2.43)
The solution is written as
v = (I - A) vo
where
1
(72
1
t. c~,
1
Cy
1
C2
A Contraction Mapping for SC Loops
The contribution to the difference in squared norms is
Vh,b2 2-V||Vkab E -- Vk-1, a b E Vk,a - Vk,b E - Vk-l,a - Vk-l,b 2E
= (I - A)va,o - (I - A)Vb,o E - Va,O - Vb,0o
(I- A)vao E -I(I-  V b,0 112 _ Ivatb, ° 11
1
- 2 v Vb,O CVab,o
1
= 2 ab,(I- A)T (I- A)vab,O
2v b,o(ATCA - 2CA)Vab,O2'
Direct computation reveals that
ATCA = CA = 1 (2.47)
i= to the quare norm diffrene beoes
so CA is positive definite, and the contribution to the squared norm difference becomes
IIVk,ab 2E - IVk-l,ab 
211
E E
2 V ,oCAVab•o
(2.48)
C(1 - C2  0
0 (C2 - C:3
(2.44)
(2.45)
(2.46)
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with equality only when the difference in initial conditions satisfies KVL, i.e., when the
sum of the elements of the two initial condition voltage vectors are identical.
If there are sources in the loop, they can without loss of generality be combined into
one source. The branches are again re-oriented, with the capacitor branches numbered
in order from 1 through L, and the source branch as L + 1. The equations are modified
to
C71
0
0
L1i
- ("2
02
0
0C3
0
• .-
. .
CL-1
CL
0
0
--CL
CLC1
V -
+
- C2
C2
0
-0C3
0
0
0 vu
0
-CL
0L-1
0
0
0
-CL
0
Vo
(2.49)
The solution is modified to
v = (I - A) vo - bvu (2.50)
where A is as before, and
(2.511)
L 1Ci=1 Ci
The contribution to the difference in squared norms is
IVk,abHE - IVk-1,ab •E I Vk,a - Vk,b I - IVk-l,a - Vk-l,bI
= Ij(I - A)va,o - bvu - (I - A)Vb,o + bvu l1
- I Va,0 - Vb,0I E
= (I- A)va,O - (I - A)vb,oIE1
- IVa,0 - Vb,o E (2.52)
This expression is the same as appears during the derivation for the source-less loop, so
the conclusions are the same. The contribution to the difference in squared norms is
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nonpositive with equality only when the sum of the elements of the two initial condition
voltage vectors are identical. As before, because the difference in squared norms equals
the product of the difference in norms multiplied by the sum of norms, then the difference
in norms is nonpositive with equality only when the sum of the elements of the two initial
condition voltage vectors are identical.
2.5.3 Ideal Linear Bridging SC Networks
Consider now the ideal linear bridging SC network. As described in Chapters 5, 7,
and 8, this class of networks includes the SC implementations of the coupled depth and
slope network. Stability of such a class of networks follows from the observation that
equality of the norm difference over a period requires identical initial conditions. This
requirement follows because every grounded capacitor has a path through switches to
a voltage source, so the initial conditions of the grounded capacitors must be identical.
Since the sum around every SC loop must also be identical between initial conditions,
every bridging capacitor must also have identical initial conditions.
2.6 Real SC Network Characteristics
This section introduces the class of real SC( networks under study, describes the char-
acteristics of the elements and topology, and introduces any known limitations of the
model. The assumptions made here are very general and apply to all known models of
MOSFET switches and capacitors.
2.6.1 General Class
The general classes of networks considered are those based on a model of a VLSI pas-
sive SC circuit containing material-to-material capacitance, voltage sources, and MOSFET-
based switches2 . The switches are controlled (i.e., "closed" and "opened") by a set of
periodic logical signals. The entire set of these logical signals is also jointly periodic.
Let this general class of networks be comprised of one or more nonlinear multiport
capacitors, one or more nonlinear resistive multiterminal switches, and one or more ideal
2The use here of "MOSFET-based" rather than "MOSFET" switches allows for more general switch
structures. For example, consider a cross-shaped active region (diffusion) with the crossover portion
covered by polysilicon. When the polysilicon potential is low (assuming n-type diffusion), then the four
points of the cross are electrically isolated; when the potential is high, then there is a finite conductance
between any pair of the cross points.
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independent two-terminal piecewise-constant input voltage sources. Each switch is con-
trolled by an ideal independent two-terminal piecewise-constant control voltage source;
the set of control voltage sources is collectively known as the clock. Each of the con-
trol sources can be at one of two distinct levels: activated ("closed") and deactivated
("open"). Input sources are constant during any time that any switch is closed; they
may only change when all switches are opened.
2.6.2 Element Descriptions
Each of the elements has a number of properties important to the analysis of the
conltinuous-time SC circuit. These properties are now described, along with any limita-
tions they generate.
Capacitors
The capacitor elements are assumed to be multiports that are regular and charge-
controlled; the constitutive relation C is given by
Vx = Wx (Qx) (2.53)
where vx is the vector of all capacitor port voltages, Qx is the vector of all capacitor
port total charges, and wx is the nonlinear vector function relating the two quantities.
The function wx:,W"-••>n is assumed to be globally defined and differentiable (so that
the Jacobian is well-defined). The capacitors are also assumed to be strictly monotone;
that is, they are assumed to obey
(Qa - ) (v - v > 0 (2.54)
with equality only when
Q = Qb (2.55)
where a and b indicate any two operating points. Because the measurable terminal quan-
tities are voltage and current, the choice of origin in Q-v space is arbitrary; therefore, let
the point (0, 0) belong to the constitutive relation. This choice implies that zero volts
corresponds to zero charge. Finally, the capacitors are assumed to be reciprocal. Reci-
procity implies that there exists a scalar function the gradient of which is the constitutive
relation. This scalar function is the internal stored energy, and is given by
Ec(Qx) = wx(Q) -dQ (2.56)
Ec(Qx)x
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where the integral is path-independent." The Qx-vx surface, therefore, is defined by the
gradient of the scalar function Ec(Qx) as
VQxEc = wx(Qx) = Vx (2.58)
where the gradient is with respect to Qx. If the total stored charge Qx consists of a fixed
initial stored charge QI plus a transferred charge qx, then E(c is written as
QI+qx
Ec(QI+ qx) = wx(Q + q') -dq' (2.59)
where Q! is an implicit parameter. Reciprocity also implies that the Jacobian of w,
is symmetric at all operating points. Since C is strictly monotone, then it is locally
monotone and therefore the Jacobian of wx (Qx) is positive semidefinite. This property
of the Jacobian plus symmetry (i.e., reciprocity) implies that the capacitor stored energy
is convex, so the Hessian matrix of E, is positive semidefinite everywhere.
The assumption of a port description is not entirely general; it does include the nonlin-
ear two-terminal case, which covers almost all circuit models. Strict monotonicity implies
that the capacitive constitutive relation can be described either as voltage-controlled or
charge-controlled. For if the element were not voltage-controlled, then there would exist
at least two operating points a and b in the constitutive relation such that v, = vb and
Q,#Qb (i.e., a particular voltage vector does not specify a unique total charge). This
condition violates strict monotonicity. The general applicability of this assumption is not
known, but in the two-terminal nonlinear case, if some positive charge is injected, then
the voltage increases. This condition covers all known physical capacitors. 4 One can
certainly imagine, however, a capacitor that does not follow this assumption; consider
two plates separated by a distance that varies with voltage. To generate any specific
Q(v) relation, let the distance between the plates be given by
eAvd(v) (2.60)Q(v)
where A is the area of the plates.
3 For a constitutive relation not passing through the origin, one could defineQx
Ec(Qx) = wx(Q) .dQ (2.57)
where Qo is the charge when vx = 0, and all results would hold.
4 Note that this assumption is not concerned with the incremental (or small-signal) capacitance, which
certainly can be non-monotone.
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The assumption of capacitive reciprocity is quite realistic and quite general; it applies
to all of the physical capacitors modeled. To see that this statement is reasonable,
consider a, nonreciprocal capacitor. Select two paths along which to excite the capacitor
using voltage sources such that the energy stored along these paths is different. C'onsider
a closed loop defined by the path of the smaller of the two stored energies followed by
the reverse of the path of the larger. Along this closed path, then, a fixed amount of
energy is extracted from the capacitor. Exciting the driving voltage sources at ever higher
frequencies to travel around this closed loop allows one to extract an unbounded power
from the capacitor. This situation is clearly unphysical.
Voltage Sources
The voltage sources are divided into two sets. The input voltage sources are the
inputs to the SC( network. The control voltage sources serve to activate and deactivate
the switches. All voltage sources are assumed constant during the transient period when
charge is flowing after some subset of the switches has been activated.
Switches
An N-terminal switch is an (N + 1)-terminal element that has N switch terminals
and one controlling terminal; N is assumed to be at least two. The action of a switch is
that when the controlling terminal is logically "low", then the switch is open, i.e., the N
switch terminals are electrically isolated from one another (zero conductance between all
pairs of switch terminals). When the controlling voltage is logically "high", there exists
a finite nonzero nonlinear conductance between all pairs of switch terminals dependent
upon the switch terminal voltages and the controlling voltage. In the case of a practical
nMOSFET-based switch, the open condition is such that the gate voltage must be less
than all switch terminal voltages; the switch is closed when the gate voltage is greater
than a threshold voltage above all switch terminal voltages. Gate voltages between these
two extremes are not considered (and not allowed).
The resistive switch element branch description is assumed to have one controlling
branch connecting the control node to one of the switch terminals, and N - 1 switch
branches. The resistive switch is assumed to be voltage-controlled; its constitutive rela-
tion is given by
is = gs (Vs, VC) (2.61)
where the subscript .s indicates switch branches, and the subscript c indicates the control
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branch. The control branch has zero current under all conditions, and
v = 0 i = 0 (2.62)
for all vcEc 1 . The resistive switches are assumed to be strictly passive, i.e.,
is-vs > 0 (2.63)
for all vs:O and v,E•'. All of these resistive assumptions are quite reasonable on physical
grounds.
Parasitic capacitances connecting the control voltage sources to the switch terminals
are not modeled, so the control voltage transitions are assumed to contribute no charge
injection. In addition, the channel charge is assumed to be zero. These assumptions
are unrealistic, but they give a starting point for realistic SC( analysis and synthesis.
SC circuit techniques, such as differential structures, variable risetime and falltime clock
waveforms, and attention to capacitor ratios can reduce the contribution of these nonide-
alities. Furthermore, these effects can be modeled in the ideal SC networks. In the real
S(I implementation described in Chapter 7, these effects are argued to be unimportant.
2.6.3 Clock Description
The set of switches is driven by a multiphase periodic set of controlling voltages known
collectively as the clock. The switches connect the capacitors and input sources together
in various ways, with the following topology restriction.
At any time there can be no loop consisting only of one or more voltage sources
and some number of closed switch branches.
This restriction allows the network to settle to a stable state of zero current in each
branch. In addition, it rules out the potential nonsense of closed loops of voltage sources.
The general scenario is that the capacitors and sources are connected together in their
first configuration (clock phase 1), charge flows and the voltages settle to constant val-
ues, then the capacitors and sources are connected together in their second configuration
(clock phase 2), charge flows again and the voltages equilibrate to constant values, and
so on through clock phase m, after which the configuration cycle is repeated. Impor-
tant characteristics of the clock (e.g., nonoverlapping, multiphase, uniform, etc.) were
described in Section 2.4.1.
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Figure 2-7: General floating SC network.
2.6.4 Classes of Real SC Networks
Real Floating SC Networks
Consider the class of real floating SC networks, the most general real SC networks
considered in this work. Now consider a particular clock phase k (i.e., a particular time
interval when some fixed subset of switches is closed). Group the capacitors into a single
capacitive N-port element C and the switches and sources into a single resistive N-port
element R'k as shown in Figure 2-7. As indicated in the figure, Qj is the vector of port
initial charges stored in C, Qx is the vector of port total charges stored in C, qx is the
vector of port charges transferred to C, vx is the vector of port voltages, ix is the vector
of Rk port currents, Vu is the vector of source voltages, and V0k is the vector of switch-
controlling voltages. in addition, qu is the vector of source transferred charges, v, is
the vector of switch branch voltages, and qs is the vector of switch branch transferred
charges. The one remaining assumption for the network is that the resistor multiport is
voltage-controlled, i.e.,
ix = gx (Vx, Vu, VO ) (2.64)
This class of networks is the most general under consideration, and the next section
proves it is clock-phase stable.
Real Grounded SC Networks
The notation for grounded SC networks is almost the same as for floating SC net-
works, except that port variables become node variables. As shown in Figure 2-8, the
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Vk
Figure 2-8: General grounded SC network.
capacitors are grouped into a grounded multiterminal capacitor element, and the switches
are grouped into a floating multiterminal element. The input voltage sources are shown
explicitly, as are the connections to the switch control voltages (the clock). Again, we
consider a particular clock phase k. The terminal voltage and charge quantities have
definitions corresponding to those in Figure 2-7. As before, assume that the resistive
multiport element is voltage-controlled, i.e.,
ix = g, (vx, vu, VU k) (2.65)
Because this class of networks is a subset, clock phase stability will be proved for the
more general floating SC class.
2.7 Clock Phase Stability of Real SC Networks
This section proves that for the most general class of networks
may be replaced by ideal switches provided sufficient time passes
away. The capacitor voltages are shown to equilibrate to constant
entirely by the initial capacitor voltages and source voltages.
described, the switches
for the transient to die
final values determined
2.7. COlock Phase Stability of Real SC Networks
2.7.1 Passivity WRT an Operating Point
In order to show stability, it is first shown that the resistive multiport in the floating
SC class of networks is passive with respect to (wrt) an operating point. The proof is
accomplished in stages. First, the graph of the circuit is pruned so as to omit all control
source branches, all switch control branches, and all open switch branches, since they
carry no current. These branches could be included for completeness, but since all of
the following arguments invoke KCL and graph theory, they only clutter the lemma and
theorem statements and proofs. Next, a special type of forest is shown to exist for both
the resistive multiport alone as well as for the entire network; the proofs are constructive.
Third, the source branch currents are shown to be a simple combination of the capacitor
branch currents. Fourth, a solution is shown to exist such that all branch currents are
zero. Finally, the main result is proven using the lemmas.
In the floating SC network, detach the capacitor multiport, thereby open circuiting the
resistive element ports. Construct a forest consisting of all of the input source branches
and some of the switch branches. Such a forest exists by the following lemma.
Lemma 2.1: Let MN be a network containing voltage sources and multiterminal resistors,
such that there are no loops consisting of source branches only. Then there exists a forest
of the network that contains all of the source branches.
PROOF:
The proof is by construction. Let n be the number of nodes, .s be the number of
source branches, r be the number of resistor branches, b = s + r be the total number
of branches, and c be the number of connected components. From simple graph theory
there are exactly n - c branches in any forest of 17, and b - n + c branches in any coforest.
Because the source branches form no closed loops, .sn - c. If .s = n - c, then the set
of source branches comprises the forest, and the set of resistor branches comprises the
coforest. If s < 1 - c, then let
kU1-C -k= (2.66)
audi
k=1 ' k (2.67)
be families of sets, where each F.k is a set of k branches, and each Uk is a set of resistor
branches. Construct the family rAk in the following manner. Number the source branches
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from 1 through .s, and for kE{1,2,...,s} let TFk be the set containing source branches 1
through k. This procedure defines sets T1 through F,. Let Ui be the set of all resistor
branches, and let C be the empty set. For kE { 1, 2, .. ., I - c - s} proceeding in numerical
order, recursively define the sets Fs,+ through ECF and U1 through U,,•_,_ as follows.
C(hoose any branch in Uk and label it b*. Let
UkU+1 = Uk. - {b*}. (2.68)
If the set {b*} U •s+k-1 contains any loops, then let
C = CU {b*} (2.69)
and continue to choose branches in and reduce Uk and enlarge C until {b*} U-kT does not
contain any loops. When such a b* is found that does not form a loop with the branches
of Fk, then let
Fs+k = {b*} U £s+k-1. (2.70)
Repeat this procedure for k + 1 until the set T,,•, is formed, then let C = C U U,--S•+1.
At this point, C contains all of the resistor branches not in ,,_, and the set of all
branches is the union of the disjoint sets F,1_• and C. Every branch in C forms a loop
with f,¾_, but there are no loops in F,-_. Therefore, T,,•, is a forest of 7z containing
all of the source branches, and C is the corresponding coforest.
Next, consider the entire network.
Lemma 2.2: Let A! be a network containing voltage sources, multiterminal resistors,
and one capacitor multiport, such that there are no loops consisting of source branches
only. Then there exists a forest of the network that contains all of the source branches.
PROOF:
Construct a forest for the resistive multiport according to the proof of Lemma 2.1,
and call it the forest-candidate. Consider each capacitor branch in turn. If the capacitor
branch under consideration forms a loop with the forest-candidate, then move on to the
next capacitor branch. If it does not form a loop, then add the capacitor branch to the
forest-candidate. After all capacitor branches have been considered, the forest-candidate
is a forest for the entire network, and the union of the set of capacitor branches not
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included in the forest with the set C from the resistive multiport forest construction is
the corresponding coforest for the network.
Before stating and proving the next lemma, one definition is necessary.
Definition 2.12: A unit combination is a linear combination where each coefficient is
-1, 0, or +1.
The following lemma characterizes the conditions under which the source currents can
be decomposed into capacitor branch currents.
Lemma 2.3: Let A/ be a network containing voltage sources, multiterminal resistors,
and one capacitor multiport such that there are no loops consisting of source branches
only. If there are no loops containing one or more source branches and one or more resistor
branches, then the source branch currents are a unit combination of the capacitor branch
currents.
PROOF:
Let F be a forest such that F contains all of the source branches; such a forest exists
by Lemma 2.2. Let F* be the associated forest for the network without the capacitive
multiport; this forest is constructed as dictated in the proof of Lemma 2.1. Construct a
smooth closed surface that cuts exactly one source branch and no other branches in F;
it therefore cuts exactly one branch in F* as well, namely the selected source branch. If
there are no closed loops containing the selected source branch, other source branches,
and one or more resistor branches, then this surface does not cut any resistor branch.
Suppose, on the contrary, that the surface cuts one or more resistor branches. C(,hoose
one such branch; it must lie in the coforest of F*. Consider the unique fundamental
loop formed by the selected resistor branch and some subset of the branches in F*. This
fundamental loop consists only of one or more source branches and one or more resistor
branches. The existence of this loop follows from the definition of forest, but contradicts
the initial assumption of no such loops allowed. Therefore, the constructed surface cuts
only the selected source branch and capacitor branches. Applying KCL to this surface
results in the source current being precisely a unit combination of the capacitor branch
currents cut by the surface, and thus the source current is a unit combination of all of
the capacitor branch currents.
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Lemma 2.4: Let A/ be a network of voltage sources, multiterminal resistors, and mul-
tiport capacitors, such that there are no loops consisting of source branches only. If
there are no loops containing one or more source branches and one or more resistor
branches, then there exists a constant solution to the network such that all capacitor
branch currents are zero.
PRO O F:
By Tellegen's theorem
vu . iu + vs - is + vx - ix = 0 (2.71)
If a solution exists such that all capacitor branch currents are zero, then
ix =0 (2.72)
and, by Lemma 2.3,
i. = 0. (2.73)
Substitution into the Tellegen equality yields
vs . is = 0 (2.74)
By strict passivity of the switches, this quantity is zero only when
vs =0 (2.75)
Therefore, the existence of a solution with zero capacitor currents implies a solution
such that there is no current in any branch of the circuit, and no voltage across any
closed switch branch. Furthermore, the condition of no capacitor current implies that
the capacitor voltages are constant for all time, and therefore the solution is constant.
Construct a forest for the multiport resistor portion of the network according to the
proof of Lemmas 2.1 and 2.2. Each tree of this forest is associated with a connected
component of the resistive multiport. Choose a datum node for each of these connected
components, and choose one of these as the network datum node. Assign an arbitrary
potential to each connected component datum node relative to the network datum node.
The constructed forest and the datum potentials define the potentials for every node in
the network, since each source branch has an associated voltage and each resistive branch
has zero branch voltage. There is no KVL violation because the only loops possible in
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the resistive portion of the network contain only resistor branches; since the resistor
branch voltages are all zero, the sum of the voltages around any resistive branch loop
must be zero. The capacitor branch voltages are defined by the set of node voltages. By
construction, therefore, there exists a set of resistive multiport port voltages and port
currents satisfying both KCL and KVL, where the port currents (and thus capacitor
branch currents) are all zero.
Theorem 2.1: Let N/ be a network of voltage sources, multiterminal voltage-controlled
resistors, and multiport capacitors, such that there are no loops consisting of source
branches only. If there are no loops containing one or more source branches and one or
more resistor branches, then the resistive multiport formed by grouping all of the sources
and resistor elements together is passive with respect to an operating point given by
Vx = v* (2.76)
ix = 0 (2.77)
Mathematically, this condition is expressed as
(Vx - Vx) " (ix) >0 (2.78)
for all vx and ix that are solutions of the resistive multiport, and for any operating point
given by Equations 2.76 and 2.77.
PROOF:
By Lemma 2.4, there exists an operating point of the network such that all capacitor
port currents are zero. Indicate these branch and port voltages by a superscript star, e.g.,
v x for the port voltages. Now detach the capacitor multiport and attach port voltage
sources. By assumption, a solution to the network exists, since the resistive multiports
are voltage-controlled. Let the solution of the network with the attached voltage sources
be denoted with unsuperscripted variables. By Tellegen,
(vu - v*) 'in + (Vs - v*) .is + (Vx - V) -(-ix) = 0 (2.79)
where every branch has associated reference directions except the port voltage sources,
which have anti-associated reference directions. Since the star indicates the open circuit
solution, the equation becomes (v s = 0 and vu = vu)
(Vs) - (is) = (Vx - Vx) . (ix) (2.80)
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By strict passivity of the switches,
(vs) - (is) > 0
(2.82)
I
(vx - vx) -(ix) > 0o
2.7.2 The System Differential Equation
Now consider the situation where the capacitors have some initial charge Qj, and the
network is allowed to evolve with time. The resistive multiport is described by
ix = gx (vx, vu, VIk) (2.83)
By definition, the time derivative of the transferred charge is opposite in sign to the TRk
currents ix, so
= -gx (Vx, vU, Vk)
-gx (Wx (QI + qx) ,vu, Vok)
= f(qx)
where Vu, V4k, and Q, are implied parameters of f. This differential equation dictates
the time-evolution of the network, and it is assumed that there exists a unique solution
qx(t) for all time.
2.7.3 Stability of the System
To investigate the stability properties of the solution to this differential equation,
define the scalar function
E (Qi + qx) = Ec (QI + qx) Vx * qx (2.85)
This function is bounded from below, since the Hessian of E( is positive semidefinite
everywhere. The time derivative of this function is
dSE(QI + qx)dt
dqx
= wx (Q + qx) dtdi
dqx
X dt
dit
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(2.81)
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dqx
= V dt
* dqx
vx dt
dqx
= (Vx - v). dtx dt
= -(Vx - v-) -ix
< 0 (2.86)
with equality only when ix equals zero. Therefore, the system has no closed orbits, and
by Lemma 2.4 the equilibrium point is an operating point of the resistive multiport with
all branch currents zero.
2.7.4 Clock-Phase Uniqueness
To see that the equilibrium point arrived at is uniquely determined by the initial
charge stored in C, assume that there are more than one. Choose two distinct equilibria,
denoted by superscripts a and b, resulting from an initial state, denoted by superscript
i. By Tellegen's theorem,
all branchdies
b (va
source
branches
- vk ) (q. - q )
- vk) (q' - q )
+ (vk
switch
branches
+ (v
capacitor
branches
- vb) (qa- qb)
- vb) (qa- q b)
- v1) (q• -q;) (2.87)
since vk = vbk for each source and closed switch, and qa = q b = 0 for each open switch.
Because each capacitor is strictly monotone,
-Qk) (2.88)
with equality only when v k = vb and Qa = Qb. But for every capacitor branch
a- ( Q i-Q -(Q _ -Qi)
(2.89)
Therefore,
o< Z
capacitor
branches
(2.90)
capacitor
branches
o< E
capacitor
branches
v(v- v ) q' - q 1)
CHAPTER 2. Foundations: From CT SC Circuits to Stable DT Systems
with equality only when va = vT7 and q" = qb. To satisfy the condition resulting from
Tellegen's theorem, however, the equality must hold. Therefore, the two equilibria are
not distinct, and the solution is unique.
Strictly speaking, the final capacitor voltages and transferred charges are unique due
to the above argument, the final voltage source voltages are unique due to their constant
values, the final closed switch voltages are unique because they are all identically zero,
and the final open switch transferred charges are unique due to the switches being open
(zero transferred charge). In addition, the final voltage source transferred charges are
unique since they are unit combinations of the unique capacitor transferred charges. The
only quantities that are not unique are the open switch branch voltages and the closed
switch transferred charges. Since the network as a whole is assumed to be connected, but
the network during clock phase k need not be connected, the connected components must
be connected by open switch branches. Any open switch branches that are connected
to nodes within the same tree have unique branch voltages. Open switch branches con-
necting one component to another do not need unique branch voltages5 . Regarding the
nonuniqueness of the closed switch branch transferred charge, a trivial example would
be two grounded capacitors connected by two closed switches. The total transferred
charge from one capacitor to the other is unique, but the amount transferred through
each switch depends on the nonlinear resistance of the switches. Since one could rule out
parallel same-phase switches, a more realistic example is three capacitors where each is
connected to each of its two neighbors by exactly one closed switch. Again, the amount
of charge transferred is unique, but the exact path taken depends on the switch nonlin-
earity. Both examples could be rendered illegal by ruling out closed loops of same-phase
switches. With this topology restriction, the final closed switch transferred charges are
also unique, and therefore all branch final voltages and transferred charges are unique.
2.8 Real SC Network Properties
This section outlines the transformation of the actual network with resistive switches
and a complicated clocking scheme to a network involving ideal switches and a uniform
clocking pattern. It also shows that all relevant branch quantities can be calculated by
using the capacitor branch voltages as the state variables.
5Of course, in an actual design, this strategy would not be advisable. Rather, each connected compo-
nent should be tied to a network datum node by a short circuit. Then, all open switch branches would
be uniquely defined, and there would be no problem from floating components dumping charge into the
substrate through an open switch source/drain diffusion.
2.8. Real SC Network Properties
2.8.1 Replacement with Ideal Switches
The previous section showed that the continuous-time SC networks under considera-
tion are stable. For any initial charge distribution on the capacitors, the network settles
to a unique state where the currents are all zero, and where the voltage across closed
switches is zero. When the switches open again (such that all of the switches are open),
no charge transfer can occur; the only possible loops are comprised of one or more capac-
itors and some number of sources. At the moment before the switches were opened, KVL
was satisfied for these loops, so after the switches open KVL is still satisfied and nothing
drives any charge transfer. As long as the network is allowed to settle, therefore, the
final state is equivalent to the network where the nonlinear switch branches are replaced
by ideal switches. In such a network, the charge transfer is instantaneous. Note that to
avoid mathematical difficulties with impulse functions, we discuss charge transfer in the
ideal switch network rather than current.
2.8.2 Irrelevancy of Switch Closing Times
The previous section also showed that the continuous-time SC network minimizes a
scalar function. One subtle aspect of this function is that it depends only upon initial
conditions and topology. Therefore, the order of switch closings to arrive at the final
topology of the phase in question is irrelevant. For example, if all of the phase k switches
are closed simultaneously, the network settles to some unique state. Now suppose that
only some of the phase k switches are closed, and the network settles to some unique
intermediate state. Now close the rest of the phase k switches, and let the network settle
to a second unique final state. Because the final topologies are the same, the final scalar
function is the same. This function has exactly one global minimum, so the two final
states must be identical; the order of switch closings is unimportant. Only the final
switch state is what matters, as long as sufficient time is allowed for settling.
2.8.3 Clock Timing
After the network is transformed to one with ideal switches with irrelevant order
of closing during each phase, the timing of their opening and closing is the next issue.
In general, the switches are assumed to be individually and jointly periodic. In order
to transform to the ideal switch network, we require that the time between any switch
opening and the most recent switch closure be adequate to allow the network to settle.
The network can be further massaged by transforming the timing of the switch open-
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ings and closings. Let any time that a switch closes be defined as a closing event and
any time that a switch opens as an opening event." Given that the state of the system
is the set of capacitor voltages, the relevant times to read these voltages is assumed to
be just prior to an opening event. Under this assumption the events can be shifted in
time in the following manner. All opening events occurring after a selected opening event
but prior to the closing event most closely following the selected opening event can be
made simultaneous by shifting these opening events back to the selected opening event.
This shifting lines up opening events, and is justified because at an opening event, the
voltages are assumed to be valid (all currents are zero). Any subsequent opening event
prior to a closing event also signals a valid voltage, but this voltage cannot change from
the first opening event because all of the currents are zero.
Likewise, all closing events occurring before a selected closing event but after the
opening event most closely preceding the selected closing event can be made simultaneous
by shifting all such closing events forward to the selected closing event. This shifting lines
up closing events, and is justified due to the irrelevancy of order of closings shown earlier.
This methodology transforms the clock timing such that there is a closing event
followed by an opening event, with that cycle repeated throughout the joint period of
the clock. If the transformed clock also has the property that immediately following
each opening event all of the switches in the network are open, then the clock is said
to be nonoverlapping. A nonoverlapping clock can be ensured by requiring all switches
to open at every opening event, and then to re-close at their next closing event. The
state of the system is unchanged, because no charge transfer is assumed to occur after an
opening event but prior the next closing event. This additional aspect of the first clock
transformation (lining up edges and making the phases nonoverlapping) produces a clock
that begins with all switches open, then closes some subset of the switches simultaneously,
opens this subset simultaneously, closes a second subset simultaneously, opens this second
subset simultaneously, and so on through the mth subset, and then the cycle repeats.
A second transformation occurs after the edges are lined up. This transformation is
more intuitive; it entails moving the closing and opening events to regularly spaced times
in the period, thereby making the clock uniform.
As a result of both of these transformations, the voltages at the reading times in the
transformed network are the same as in the original ideal network. By keeping track
of the clock timing corresponding to the uniform clock, the response of the transformed
6We ignore the real circuit issues of slight delays in switch state changes. The important issue is
when the switches are commanded from the perspective of the global clock. For example, the switches
controlled by the same clock phase open and close at the same time, so they all define the same events.
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network can be mapped exactly to the response of the original network.
After these two transformations, the switches are controlled by a periodic uniform
nonoverlapping multiphase clock described in detail in Section 2.4.1. The capacitor volt-
ages in the real SC circuit are continuous-time signals, but are sampled at the appropriate
time to produce discrete-time signals. These voltages change only after each clock event;
the charges are assumed to equilibrate before the switches subsequently open.
2.8.4 System State
One choice for the state of the system is the set of capacitor voltages. As will now
be shown, this choice allows calculation of all non-switch branch quantities. Let the
network in question have source branches, capacitor branches, and ideal switch branches.
On any particular phase, the circuit consists entirely of capacitor and source branches.
Construct a forest containing all of the source branches and some number of the capacitor
branches, as described in the proof of Lemma 2.2. The final voltages on all branches is
given by the final voltages on all forest branches, and thus by the source branches and
all forest capacitor branches. The transferred charges for all branches is given uniquely
by the transferred charges of all coforest branches, and thus by all coforest capacitor
branches. The transferred charges for the coforest capacitor branches is uniquely given
by the initial and final voltages for all coforest capacitor branch final voltages. Since
every capacitor is either in the forest or the coforest, knowing all capacitor branch final
voltages uniquely determines all final voltages and transferred charges for all non-switch
branches (assuming, of course, that the initial capacitor branch voltages are known).
These final capacitor branch voltages become the initial capacitor branch voltages for
the next phase, so the set of capacitor voltages is a valid choice for the state of the
system. This choice is minimal, because the coforest transferred charges are dictated by
the coforest branch final voltages, which in turn are determined uniquely by the forest
branch voltages. What is needed for a particular phase, then, is the set of initial coforest
branch voltages and the final forest branch voltages. The choice of all capacitor branch
voltages is necessary to determine the final voltages and transferred charges of all source
and capacitor branches.
2.9 Energy Considerations of Real SC Networks
This section discusses the stability of the continuous-time dynamics from an energy
viewpoint. Two general results are shown to apply to floating S(C' networks.
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2.9.1 Clock-Phase Stability
Recall that after a closing event, the capacitor branch voltages settle to final values
where all branch currents are zero. Also recall that the source transferred charges are a
unit combination of the capacitor branch transferred charges, which we express as
qu = B-Tqx (2.91)
Energy conservation dictates that
Ec(t) = Ec, + Esl,,(t) - Edss(t) (2.92)
In words, this relation states that the energy stored in the capacitors at some time t after
the closing event (Ec(t)) is equal to the energy stored in the capacitors just prior to the
closing event (Ec() plus the energy supplied by the sources from the closing event up to
time t (E8 p1,(t)) minus the energy dissipated in the switches from the closing event up
to time t (E,1 ,8 (t)). In the general nonlinear floating SC case,
Ec(t) wx(Q) -dQ (2.93)
Ec = Q wx(Q) -dQ (2.94)
E,,(t) = -vTqu(t) = -vBT qx(t) (2.95)
ft
Ess(t) = /vs(Tr) -is(r) dr (2.96)
The energy dissipated in the switches is always nonnegative and nondecreasing with time.
Since the energy supplied by the sources is linear in the capacitor transferred charges,
one obvious candidate for a Lyapunov function is
Ek(QI + qx(t)) = Eci(QI) - Eais,(t)
= E((QI + qx(t)) - Es,,p(t)
= wx(Q) dQ + v+ B qx(t) (2.97)
for the kth clock phase. The first term on the right hand side is bounded from below,
and the second term is linear in qx, so Ek is also bounded from below.
To investigate the stability of the system, differentiate Ek with respect to time, yield-
ing
Ek wx(Q) -dQ + (vTqu(t))
dt E d Jo dd
d Td
= wx(Qx)- Qx + Vu qu
T d d (I
= Vx qx + v qu (2.98)d~t U (it
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By Tellegen,
d d d
0 = Vx - qx + vu, dqu + vs -qs (2.99)dt dt dt
so the time derivative of Ek becomes
d T d
Ek = - qsdt dt
< 0 (2.100)
with equality only when
Vs =0 (2.101)
This final condition is due to the strict passivity of the switch branches. Since the value of
Ek is always decreasing unless at an equilibrium point, and it is bounded from below, then
this analysis also proves stability. Furthermore, the uniqueness of the final equilibrium
point was shown in a previous section.
Perhaps a more obvious derivation is to differentiate the intermediate expression with
respect to time, i.e.,
d d
d Ek= d(Eci(Qi) - Ediss(t))dt dt
d
- •Ediss(t)dt
= dt vs(-r) is(r) dr
= -vs(t) • is(t) (2.102)
This expression is exactly that presented previously.
2.9.2 Switch Dissipated Energy
Now consider the energy dissipated in the switches during clock phase k. As time
tends to infinity, we know that the currents all tend to zero, the closed switch branch
voltages tend to zero, and all branch voltages tend to constant values, so the time click
notation may be used. The energy balance equation may be written as
k k-1 k kEdiss + k = Ec n + Ec n + - + Esup 71 +-
M M [1+ ] Q x [- +7 7
= jQx[71+-7] wx(Q). dQ - oQx[M+• ] wx(Q) -dQ
-v u n + k 1 qu + k 1(2.103)U1• ?/2
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Transferred charge is a Tellegen quantity, so
0 = v n +-x7
+vT K+
k-1lqx K+ I
k s k-7 qs +
+ -qx n +
Till 711
+v T +- 1
S k-i 1
+v u n+--
k-l
qu +
S + k-1 (2.104)
72 L-
The switch term drops out because the final voltage across closed switches is zero and the
transferred charge through open switch branches is zero. Note that the branch voltages
used are the final values, while the transferred charges are those transferred during the
clock phase. The dissipated energy expression becomes
wx(Q) dQ -
k
+-- qx n
SQx[+I]
0
wx(Q) -dQ
k-1
+ -
71i
jQx [n+ ~]
Qx [n+ k1
+Wx (Qx
Qx [(n+ ]
wx(Q)) dQ
kit + -k
k
71 2
Wx (QT
k1
Qx 7k +-
· ·Qx n+
k
+ -InL
In the linear case,
wx(Q) - dQ = QTC-'dQ
so the dissipated energy expression becomes
Ediss I[ Qx [Qn+±] (Qx
k
+ -112
Q)Tk[71 + -711
1
C-'Q -- QTC-'
2
C-' dQ
Qx[n+k]
-1 ( T[2 (
C-' (Qx
k
+--
k
+ -772
S+k - 1
- Qx n +-
k
71 +
Qx[n+]
0
+v T
- wx(Q)) dQ (2.105)
(2.106)
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= 
1qx n + ]T C-'qx [n + k- (2.107)2 7 m
This result suggests the following theorem.
Theorem 2.2: Energy is dissipated in the switches of a real linear floating SC network
if and only if there is a change in capacitor charge from the initial state to the final state.
PROOF:
The proof follows automatically from Equation 2.107. Because the diagonal matrix
C-' has positive diagonal elements, it is positive definite. Therefore, the dissipated
energy is positive if and only if qx is nonzero. Finally, there is a change in the capacitor
state if and only if qx is nonzero.
The following theorem extends the results to the nonlinear case.
Theorem 2.3: Energy is dissipated in the switches of a real nonlinear floating SC net-
work if and only if there is a change in capacitor charge from the initial state to the final
state.
PROOF:
At any switch closing event, the energy dissipated in the switches is given by Equa-
tion 2.105. If
Qx n+ 1] =Qx r n+ - (2.108)
then the limits of integration are identical and the expression is zero. If, on the other
hand, the expression is identically zero, then consider the following argument. Fix the
upper limit of integration and let the function f be defined as
f(Q) = (Wx (Q2) - w(Q)) - dQ (2.109)
For any minimum of this function, the gradient must be zero, i.e.,
VQ, = -(wx(Q2)-wX(Q1))
= 0 (2.110)
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which implies that
Qi = Q2
The minimum of the function f, therefore, is zero. Letting
Qi = Qx I, +
Q2 - QX
k-1
-m
7, +± k·-l
then when f equals zero it is at a minimum and therefore the final and initial states are
identical.
2.9.3 General Energy Expressions and Results
To summarize, in the nonlinear case,
Ec n + -Ec K + 1
Ediss n[ + kTit
0 wx(Q) dQ
0 : wx(Q) dQ
QXF
QI wx (QxF) - dQ
= wx (QxF) (QxF - QxI)
_ QxF
(QxI wX(QxF) - wx(Q)) - dQ
= Qx 7 + -
= Qx n +11
and in the linear case,
k-1
+ ki
Ec n + --
1n
SQT C-Q
1 Q C-1 Q2 9FCQ QxF
2-x-.I
(2.111)
(2.112)
(2.113)
(2.114)
where
(2.115)
(2.116)
QxF (2.117)
(2.118)
(2.119)
(2.120)
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E [n±+ -] = FC-' (QxF - Qx) (2.121)
Ediss r - (QxF - QxI)T C - 1 (QxF - Qx) (2.122)E n m  2
Two interesting results follow from the linear and nonlinear expressions.
Theorem 2.4: For a linear floating SC network, if the initial capacitor charges are all
zero, then the final capacitive stored energy is equal to the energy dissipated in the
switches, and is also equal to exactly half the supplied energy.
PROOF:
Evaluating the linear energy expressions for the case QxI = 0 yields the result imme-
diately.
This theorem means that half of the supplied energy charges the capacitors, and half
is dissipated, regardless of the nature of the strictly passive switch nonlinearities. This
exact dividing of the supplied energy does not hold in the nonlinear zero-state case. As
in the linear case, the nonlinearities of the resistors play no part in the distribution of
supplied energy. That is, if the capacitor constitutive relation is fixed, then so is the
efficiency of energy transfer from the sources to the multiport capacitor.
The second result is similar.
Theorem 2.5: For any nonlinear floating SC network, if the final capacitor state is zero
(i.e., the capacitive multiport is discharged), then there is zero total supplied energy.
PROOF:
Evaluating the linear energy expressions for the case QxF = 0 yields the result im-
mediately.
This theorem means that under conditions of zero final capacitor branch total charge,
there is zero total supplied energy, even though there may be source currents through
nonzero sources; all stored energy is dissipated in the switches.
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2.10 Steady-State Transferred Charge Uniqueness
Consider an ideal linear floating SC( network. Assume that this SC network is in
steady state, i.e., that it is long-term stable and the clocks have been running for a long
time. By linearity, the steady-state source transferred charges depend linearly on the
voltage source values and the initial capacitor voltages. That is,
qu = Guvu + Gxvxl (2.123)
where Gu and Gx are constant matrices, and vx, is the initial voltage distribution on
the capacitors.
When all input sources are zero, then no energy can be pumped into the network from
the sources. By passivity, the switches cannot supply energy. Therefore, at every clock
phase, the energy stored in the capacitors must not increase. If the the capacitor voltages
change from one switch configuration to the next, by Theorem 2.2 the capacitor stored
energy must decrease. In steady-state, then, the capacitor stored energy is constant. Be-
cause this steady-state stored energy is constant, the zero-input set of capacitor voltages
is constant throughout the period. Therefore, there is no charge transfer anywhere in the
network during any configuration for zero input in steady state. This result implies that
qu = 0 = Gxvx, (2.124)
for any vxl given vu = 0. Therefore, Gx 0, and the general relationship becomes
qu = Guvu (2.125)
There is never a contribution due to the initial set of capacitor voltages; the charge
transfer in the network is cdue entirely to the input source values. Therefore, the charge
transfer is unique, even though the steady-state capacitor voltages need not be.
This result is formalized as follows.
Theorem 2.6: For an ideal linear floating SC network in steady-state, the voltage source
transferred charges are independent of the initial capacitor voltages.
PROOF:
The proof follows from the argument given above in this section.
2.10. Steady-State Transferred Charge Uniqueness 83
1 2
vu
= Q2 (v2 )
Figure 2-9: Counter-example to the claim that the source transferred charges are inde-
pendent of the initial capacitor voltages for nonlinear networks.
Remark 2.1: The constraint of linearity can be relaxed slightly to include networks such
that the steady-state source transferred charge equation is separable, i.e., the relationship
can be expressed as
qu = gu(vu) + gx(vxi) (2.126)
Setting the sources to zero leads to zero transferred charge by the same reasoning as in
the linear case, except using Theorem 2.3. Thus, gx(vxi) = -gu(O), and the transferred
charge relationship
qu = gu(vu) - gu(0) (2.127)
is independent of the initial capacitor voltages.
Remark 2.2: Relaxing the linearity constraint to include ideal nonlinear SC networks
having nonlinear strictly monotone capacitors leads to a false conjecture in the style
of Theorem 2.6. A counter-example is shown in Figure 2-9. Setting different charges
at the node connecting the two capacitors can result in different transferred charges.
Specifically, let the bottom capacitor have the nonlinearity
Q 2(v 2) = C 2v 2 + B12v (2.128)
Let the network be described by
C 1  = l = 1 Farad
B 2 = 1 Farad/volt 2
vU = 1 volt (2.129)I
_ _ ~___ __
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If the initial conditions are vir = v21 = 0 volts, then the steady-state source transferred
charge is qu, 0.546602 Coulombs per period. Alternatively, if the initial conditions
are vl, = 4 volts and v21 = 0 volts, then the steady-state source transferred charge is
qu _ 0.82049 (Coulombs per period. It is not true that for an ideal nonlinear floating SC
network in steady-state, the voltage source transferred charges are independent of the
initial capacitor charges.
Remark 2.3: It is not necessary for the steady-state capacitor voltages to be indepen-
(lent of the initial capacitor voltages in order to have useful networks. If both capacitors
in Figure 2-9 are linear, the amount of charge trapped on the node connecting the two
capacitors does not affect the steady-state charge transfer. From the point of view of the
voltage sources, it makes no difference what are these initial capacitor voltages. In fact, it
makes no difference if the two capacitors in series are replaced by a single capacitor of the
appropriate value, or perhaps some other more complicated arrangement of capacitors.
2.11 Summary
An implementation of a resistive network driven by voltage sources using SC tech-
niques results in a network of switches, capacitors, and constant voltage sources. This
chapter has shown that the realistic SC circuits studied in this thesis can be modeled
by ideal SC networks and stable linear DT systems. Its purpose was to provide a secure
foundation for the remainder of this work.
The exact nature of the correspondence between the SC circuits and their resistive
equivalents is explored in Chapters 4 and 5. Presenting constant inputs to the SC net-
works results in a repeating final set of capacitor voltages once the DT system transients
have died out. The next chapter investigates the number of periods necessary for these
DT system transients to decay to acceptable levels for ideal linear grounded SC networks.
3Step-Response Bounds for Ideal
Linear Grounded SC Networks
This chapter derives upper and lower bounds on the step-response of the state coin-
ponents of a certain class of linear discrete-time systems. The relevant class of systems
are those characterized by a nonnegative system matrix with spectral radius strictly less
than unity. This characterization holds for the ideal linear grounded switched-capacitor
(SC•) networks described in Section 2.2 (see Definition 2.6 on page 41).
In seeking bounds and estimates for the step-response, this chapter extends the
Rubinstein-Penfield bounds [50] to the discrete-time case. These bounds define an en-
velope within which the exact response must lie, and the single-time-constant estimate
corresponds to the Elmore delay [9]. After presenting the bounding expressions in their
derived and inverted forms, three examples concerning a resistive grid will be introduced.
Following these examples, the derivation of the bounds will be detailed. Finally, the ex-
p)ressions will be shown to approach the continuous-time Penfield-Rubinstein bounds in
the liinit of large numbers of discrete-time steps, and the examples will be discussed in
more detail.
3.1 Notation and Definitions
Following the notation of [5], a nonncgativc matrix is one for which all components
are nonnegative; it is written as A > 0. The notation A > 0 indicates a nonzero
nonnegative matrix. The spectral rdius of a square matrix A, written as p(A), is the
maximunl over all eigenvalue magnitudes. A square matrix is said to have thin sign
property of an M-matrix if its off-diagonal elements are nonpositive. A matrix having the
sign property of an M-matrix and possessing a nonnegative inverse is a non.singular M-
CHAPTER 3. Step-Response Bounds for Ideal Linear Grounded SC Networks
matrix. These special matrices have many properties useful in deriving the step-response
bounds (including positivity of principal minors and inverse positivity) [5].
3.2 System Formulation
Consider the linear discrete-time system
x[n + 1] = Ax[n] + Bu[n] (3.1)
y[n] = xi [n] (3.2)
where A>O, B>O, and x. denotes the distinguished component of x under observation.
The state development equation may be rearranged to yield
nA [n] [7[n + 1] - x[n]
-(I - A)x[n] + Bu[n] (3.3)
If the spectral radius of A is strictly less than unity, then it will be shown that
M =I - A is a nonsingular M-matrix. Define P = M - = (I - A) - '. The system is
rewritten (multiplying each side by P) as
PA[n] = PBu - x[n] (3.4)
where u[n] has been assumed to be the vector step input such that
OI n<0
Su n>0
and u>O. The final (equilibrium) value of x is
Xeq lim x[n] = PBu>O (3.6)
where the last inequality holds because the product of any two nonnegative matrices is
itself a nonnegative matrix. Note that this equilibrium value is well-defined, because all
of the eigenvalues have magnitudes strictly less than unity.
The system as subjected to a zero-state vector step input is finally written as
Xeq - x[n] = PA[n] (3.7)
y[n] = z;[n] (3.8)
A [n] = x[n+ 1] -- x[n] (3.9)
x[0] = 0 (3.10)
for all n > 0.
3.3. The Main Result
3.3 The Main Result
The main result of this chapter is concerned with the minimum and maximum number
of discrete-time steps necessary to achieve a particular output level. When the vector step
input is applied (assuming a zero initial state) the system output travels monotonically
towards its final value during the subsequent discrete-time steps (Fact 3.1). The function
n,,hi,,(xf) is defined as the minimum possible number of steps necessary to achieve xi[n] >
X* for all n > nmi(Xf). The function nlmax(X*) is defined as the maximum possible number
of steps before the system output xi[n] is forced past the value x' for all n > nlmx(Xl).
These bounds have the interpretation that given a particular output level x* (or, more
reasonably, a percentage of the output transition) lmin and 71,ax bound the number of
steps taken to reach that level in the exact response; there can be no less than nii,, and
no more than n•llmax steps. The values of 1nFiin(xi) and lnmax(y*) over the range 0 < x* < 1
provide a window within which the exact response must lie.
Theorem 3.1: Consider the general linear discrete-time system
x[n + 1] = Ax[n] + Bu[n] (3.11)
with the vector step input of Equation 3.5, where Bu > 0. If p(A) < 1 and A > 0,
then P = (I - A)-' exists, and the following expressions bound the exact zero-state
step-response of the ith component of the state:
0
[max(1, NDi - Npgý)]
nai + 1
log 1 - 1
z = 0
0 < 5 1 - NDi-7ai
Xi,eq - Np
1 - Np i < X-< l1
Np Xi,eq
1 NDi--nai Xi 1<Np xi,eq
u1mlin (G) = (3.12)
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NRi
nilax, (x)
2 + 7nbi(X)+
[(N- 1\ g*
o < < N-NDi+
- X•i,eq Np
(3.13)
Np-NDi+1 < < 1
NP 
- Xi,eq
- NRJ
where Zi,eq and g* are given by
Xeq = PBu
i,eq
(3.14)
(3.15)
with the restriction that Xi,eq > 0, the parameters NRi, NDi, and Np are defined by
1 NN =i - PikPki
Pii k=1
S 1 N
NDi 
- PikXk,eq
Xi,eq k=1
Np E Pkk
k=1
and are dependent upon the matrix P, and two useful quantities are
nai = 1 + LNDi - NRil
1.16)
.17)
.18)
(3.19)
nbi (X*)
log (pg-)
log Ni-1log (l - • ) (3.20)
The symbols LxJ and [x] denote the floor and ceiling functions, respectively.
Remark 3.1: Note that if Bu = 0, then x[n] = 0 for all n>0; less restrictively, it will
be shown that if Xi,eq = 0 then xi[n] = 0 for all n>0.
PROOF:
The proof will be accomplished in Section 3.8.
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These bounds can be inverted in closed form, and are given in the general form
xi [n] ,min[neq] ?,axe[n]
izeq i,eq Xieq
(3.21)
These inverted bounds yield, given a discrete-time step number n, the closed interval
within which the exact step-response must lie.
Theorem 3.2: Under the same assumptions as those in Theorem 3.1, the following expres-
sions bound the exact zero-state step-response of the ith component of the state vector.
[0, 0]
[0,1 - Nm-n
r?-1 L)i+n -2) Np
n = 0
1 < n < n7 a
1 + 7~i T I < 71i
(3.22)
1 + 71ni < 7n < 00
1- ( ND•-Iai) (1 - I ) -•flNNp ]Ng }
ni = 1+ [Np - NRil 2 ni (3.23)
PROOF:
The proof will be accomplished in Section 3.10.
Corollary 3.1: For any ideal linear grounded SC network, there exists some input vector
u such that the system satisfies the conditions of Theorems 3.1 and 3.2.
Xi,eq
where
I _ (ND
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PROOF:
If the discrete-time system associated with the SC network satisfies B - O0, then
the final state is the zero state; it is known for all time. If not, then by Sections 2.4.3
and 2.5.1, the network can be represented by a system in the form
x[n + 1] = Ax[n] + Bu[n] (3.24)
such that A>0 and B > 0. By Section 2.5, the system matrix must obey p(A) < 1.
Furthermore, because B > 0 there exists a u such that Bu > 0.
3.4 Some Introductory Examples
There is a large class of SC networks for which the M-matrix formulation holds. As
an example, consider a 17x 17 resistive grid, with equal horizontal resistors from every
gridpoint to its nearest neighbors. Let the input to the network be in the form of voltage
sources applied through equal vertical resistors to each gridpoint. Replacing each of these
resistors with the parallel SC resistor structure results in an SC grid, a corner portion of
which is shown in Figure 3-1.
Let the switch phasing be such that the lower left corner node (see Figure 3-1) is
active on phase 1, i.e., the three switches connecting capacitors to grid point (1,1) are all
controlled by phase 1. The remaining grid points are active on alternating switch phases;
all grid points of the form (odd,odd) and (even,even) are active on phase 1, while those
of the form (odd,even) and (even,odd) are active on phase 2. The vertical capacitors (C,
are connected to their voltage sources through switches controlled by the phase opposite
to that which controls the switch connecting them to the grid. For the general gridpoint
node, the voltages can be expressed as
V-1 -= V.i+ ,,new i- ,J,new
.= ij+ ,new
= i,j - ,new
i (V+ ,olodI + '1.i,j+ ,old + Vi,- ,old) (3.25)
where
(=Ci (3.26)4C it + C,
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1
Figure 3-1: Portion of an SC implementation of a two-dimensional resistive grid.
a = (3.27)4Ci, + C,
and the voltage on the horizontal capacitor between nodes (i, j) and (i+1, j), for example,
is denoted by vi+½,j
. 
These equations can be expressed in matrix form for both phases,
then combined, to yield
v [n + 1] = Av [n] + Bv, (3.28)
where v is the vector of horizontal and vertical capacitor voltages, and v, is the vector of
input voltage source values. Since the network is in the ideal linear grounded SC class,
by Corollary 3.1 the bounding theorem applies; the inputs in the three examples below
all satisfy Bu > 0.
Suppose that all of the input voltage sources are set to 1 volt, and all of the initial
capacitor voltages are zero. Also suppose that all of the capacitor values are equal. The
upper and lower bounds for the node at the center of the grid are shown in Figure 3-2.
The exact response is given by the solid line, while the bounding expressions are given
by the dashed lines. The dotted line indicates the single-time-constant response, i.e., the
most direct first-order estimate of the exact response. It is analogous to the response
7
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Grid 17x17, Chor/Cver=l1/1, uniform input, Node 137 Response and Bounds
0 2 4 6 8 10 12 14 16 18 20
Number of Discrete Time Steps
Figure 3-2: Example 1: uniform input response, 17x 17 grid, Chi~C = 1/1, center.
corresponding to the Elmore delay for continuous-time systems [9, 50], and is given by
vi,stc = Vi,eq (- ( - ND ) (3.29)
where NLi is the discrete-time analog of the Elmore delay. The numbers in the lower
right portion of Figure 3-2 are parameters of the bounds corresponding to Equations 3.16
through 3.18. The upper and lower bounds are derived from a reduced-order model of the
system, and represent true bounds. Their advantage is that they are easier to calculate
than the exact expression for large systems, and they may provide insight into the major
sources of delay.
As second and third examples, consider again the 17 x 17 grid, but let all of the voltage
sources be set to zero volts except for the source feeding the grid center, which is set to
one volt. Let the horizontal capacitors be 16 times larger than the vertical capacitors.
The appropriate waveforms are shown in Figures 3-3 and 3-4; Figure 3-3 corresponds
to the center node, and Figure 3-4 corresponds to one of the corner nodes. Again, the
figures indicate the exact (solid), single-time-constant (dotted), and bounding (dashed)
responses.
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Grid 17x17, Chor/Cver-16/1, impulse input, Node 137 Response and Bounds
0 50 100 150 200 250 300UU 350 400
Number of Discrete Time Steps
Figure 3-3: Example 2: center impulse response, 17x 17 grid, Cih/C, = 16/1, center.
Grid 17x17, Chor/Cver=16/1, impulse input, Node 1 Response and Bounds
0 50 100 150 200 250
Number of Discrete Time Steps
300 350 400
Figure 3-4: Example 3: center impulse response, 17 x 17 grid, (Ci/C, = 16/1, corner.
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3.5 Useful Facts and Lemmas
In proving the main result (Theorems 3.1 and 3.2), the following facts and lemmas
are useful.
Fact 3.1: If A and Bu are nonnegative, then the zero-state vector step-response is monotone
nondecreasing in n, i.e.,
a[1] > 0 (3.30)
for all n > 0.
PROOF:
Recall from Equation 3.3 that
A[n] = -(I- A)x[n] + Bu
for all n > 0, where, for a zero-state vector step input,
A[0] = Bu > 0
Then
A[n + 1] - A[n] = -(I - A)A[n]
(3.31)
(3.32)
(3.33)
A[n + 1] = AA[n] (3.34)
for all n > 0. By conjecture, the elements of A are all nonnegative, so if A[n]0O, then
A[n+ 1]>0. For the given system, A[0]>0. By repeated application, therefore, A[n] > 0
for all n > 0.
I
Fact 3.2: (from Willoughby, Thm. 1 on p. 79 [62])
If P is the inverse of a nonsingular N x N M-matrix, then
PiiPkj > PkiPij
PikPkj < PkkPij
(3.35)
(3.36)
for all i, j,k E {1,2,...., N}, where i, j, k are not necessarily distinct.
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PROOF:
It is enough to prove the first statement, since the second follows when i and k are
interchanged. If either i = j or i = k or both, then equality holds. If j = k, then the
first expression becomes
PiiPkk - PkiPik >- 0 (3.37)
The left hand side is the expression for a principal minor of P. Since all principal minors
of the inverse of a nonsingular M-matrix are positive [28, Corr. 1, p. 198], the inequality
holds. If i, j, and k are all distinct, consider the 3 x 3 principal submatrix of P obtained
by striking out all rows and columns except i, j, and k. This submatrix is denoted by
P, and is itself the inverse of a nonsingular M-matrix [40, p. 329]. Of course, jij > 0
for all i and j. Furthermore, the determinant of a nonsingular M-matrix is positive, so
det P > 0. The inverse of P is given by
P 1 P21  P3 1
P-' tP 12 P22  32  3.38)
SP13 P23 P33
where Pij is the ijth cofactor of P. If i < j < k, then examining P23 reveals that
(remember, P- 1 is a nonsingular M-matrix)
0 > P23 = (-1)2+3 (PiiPkj - PkiPij) (3.39)
so
PiiPkj > PkiPij (3.40)
In other cases (i < k < j, j < i < k, j < k < i, k < i < j, and k < j < i), other cofactors
are used ( P 32, P1a, Pa3 , P 1 2, and P21, respectively).
Fact 3.3: If M is a nonsingular NxN M-matrix such that m•ii 1 for all i E {1,2,... N},
then the inverse P of M is such that
Pii > 1 (3.41)
and mii is such that
0 < mii _ 1 (3.42)
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PROOF:
Recall that a diagonal element of P can be written as
'P =det M
MAi
E-j= 1 mijMij
(3.43)
m7niiM + A±N 1,, 77ijMij
Because the determinant of P is positive, the determinant of M is positive. Since pji is
nonnegative for all i and j, the cofactor Mij is nonnegative for all i and j, because
det M
and det M > 0. Also, 7rmj is nonpositive for all i $ j, so
and
E maj Mij < 0
j=1
j~i
N
miMei >_ mi rMii + E mrj MjA = det M > 0
j=1
(3.44)
(3.45)
(3.46)
Thus
det M
mi > - > 0
Mi. (3.47)
As well,
Mii
det M
1
> >1
me;
(3.48)
and the Fact holds.
I
Lemma 3.1: Let xi[n] be the distinguished component of x[n] serving as the system output,
and let xk,eq be the final value of xk[n] as n -+ oo. Then
Pii (Xk,eq - Xk[n])
pik(Xk,eq - X[71])
> Pk(Xi,eq - Zi[n-])
< Pkk(Xi,eq - Xi[n])
for all i, k E {1,2,...,N} not necessarily distinct, and for all n > 0.
(3.49)
(3.50)
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PROOF:
When k = i, equality holds in both expressions. Otherwise, expanding the kth and
ith rows of
Xeq - x[n] = PA[n] (3.51)
yields
Xk,eq - Xk[']
Xi,eq - X"11
N
SPk j A [n]
- pj=Zij
j=1
Subtracting pki times the second expression from pii times the first yields
PiiZ (k,eq -
N
Xk[ 11) - Pki(Xi,eq i- X[]) (PiiPkj - PkiPj)A j[n]1
j=1
(3.54)
Since A.[n] > 0 for all n > 0 (Fact 3.1) and pZipkj > Pki~Pij (Fact 3.2), each term in the
summation is nonnegative, so the entire sum is nonnegative, and
Pii(Xk,eq - Xk[,])- Pki(Xi,eq - Xi[r]) > 0 (3.55)
leading to
Pii(Xk,eq - Xk[?L]) - Pki(Xi,eq - xi[l]) (3.56)
Thie second expression of the Lemma statement follows from the first when i and k are
interchanuged. It can also be proven analogous to the first by subtracting pik times the
first expression above from Pkk times the second, then using the second expression from
Fact 3.2.
Lemma 3.2: (Neumann Lemma [49]). If p(A) < 1, then
t. A is convergent, that is, limk0 Ak exists and is the zero matrix,
2. (I - A)-' exists,
3. (I - A) - ' = limk- ZO Ail and
4. if A > 0, then (I - A) - ' > 0.
(3.52)
(3.53)
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3.6 The Reduced-Order Model
Recall that xeq = PBu > 0 and that A[n] > 0 for all n > 0 (Fact 3.1). If Xi,eq = 0,
then xi[n] = 0 for all n > 0, since x;[n] is initially zero and can never decrease. This case
is uninteresting.
Assume, then, that Xi,eq > 0. Define the normalized output as
gi[n] A Xi,eq- Xi[n] (3.57)
Xi,eq
Note that gi[0] = 1, since xi[0] = 0 (zero initial state), and limk,,o gi[k] = 0. Define a
new state variable as
n+q
fi[n] = lim ygi[k]
q--*oo k=n
= ' g[k] (3.58)
where the second expression is the shorthand notation. This definition leads to the
update rule
f,[n + 1] = fi[n] - g [n] (3.59)
Introduce an artificial input wi such that
wi[n] = g[n + 1] - g[n]
Xi,eq - x[n + 1] X',eq- x-4[n]
Xi,eq Xi,eq
S Ai [n] (3.60)
Xi,eq
Since Aj[n] > 0 for all n > 0 and Xi,eq > 0, then wj[n] < 0 for all n > 0. A reduced-order
model can now be constructed as
f;[n + 1] 1 -1 fi[n] + wi[n] (3.61)
gi [n + 1] 0 1 gi[n] 1
Define a new constant NDi as
Nr ; f [0] = [g [k]
k=O
,00 xeq- xi[k]
k=O Xi,eq
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1 oo NE pijAj[k]
Xi,eq k=O j=1
1 N 00
- EPi E(xj [k + 1] - xj[k])
Xi,eq j=1 k=O
1 N
=- PikXk,eq (3.62)
Xi,eq k=1
Also define two other constants Np and NR, as
N
Np pkk (3.63)
k=1
R - PikPki (3.64)
Pii k=1
Note that (by Fact 3.3), if mi1<l for all i then
Pkk > 1 I Np > N (3.65)
Evaluating Lemma 3.1 at n = 0 yields
piiXk,eq > PkiXi,eq (3.66)
PikXk,eq < PkkXi,eq (3.67)
for all i and k. From the second inequality,
PikXk,eq Pkk (3.68)
Xi,eq
From the first inequality
Pki PiiXk,eq(3.69)
Xi,eq
and multiplying both sides by the positive constant pik/lpii yields
PikPki PikXk,eq (3.70)
Pii Xi,eq
Combining these intermediate results into one inequality yields
PikPki PikXk,eq Pkk (3.71)
Pii Xi,eq
Summing each expression over all k preserves the inequality, so
PikPki < PikXk,eq Pkk (3.72)
k=1 Pii k=1 Xi,eq k=1
Step-Response Bounds for Ideal Linear Grounded SC Networks
From the previous definitions, therefore,
NRi < NDi _< NAp
Furthermore, consider the extension of the Noi definition, namely
fi [n] - gEik]
Xieq Xi[k]
k=n Xi,eq
i,eq k=n j=1
N 00 x
N
- Pik (Xk,eq - Xk [I])Xi,eq k=1
From Lemma 3. 1,
fi [7] > - Pik
Xi,eq k=l1 Pii
i,eq - i[] N
ieq -. iin E PikPki
i,eq Pii k=1
- g[it]NRli
Also from LemIma 3.1
r NXieq k=1 ( Pik
Xieq Xin] N
- i,eq- Pkk
Xieq k=1
= gu [n] N,
Finally, NRi > 1 since
1N
E PikPki
Pii k=1
pi,P i ii-lPi-li + P i,i+lPi+1,i
+ '+.  ,-+ Piz.+ -+
> Pii
> 1
(3.73)
(3.74)
(3.75)
(3.76)
Pi,NPN,i
Pii
(3.77)
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The last inequality follows from Fact 3.3. Because fi[n] 2 gi[n]NRi, then
fi[n] > gi [,n] (3.78)
and thus fi[n + 1] must be nonnegative.
Lemma 3.3: The solution to the original system is such that the new variables fi[n] and
gi[n] satisfy the reduced system and associated constraints
(fi[O], gi[0o])
fiM[n + 1]
g4[n + 1]
gi[n]NRi
XT [71]
= (ND, 1)
= fi[n] - gi[n] > 0
< gi[n]
< fi[n] < gi[n]Np
= xi,eq(1 - gi[n])
(3.79)
(3.80)
(3.81)
(3.82)
(3.83)
PROOF:
The proof follows immediately given the previous definitions.
This reduced system is, in general, vastly simpler than the original system in terms
of computation. The cost of this simplicity is that only upper and lower bounds on the
system output can be calculated, rather than the exact response. We have traded the
complexity of an Nth order system (for which the exact response can be calculated) for
a second order system (for which bounds on the response can be calculated).
3.7 Determining Step-Response Bounds
3.7.1 Basic Idea
A graphical interpretation of the reduced system is shown in Figure 3-5. The state of
the system is represented by a point in the (fi, gi)-statespace, and is necessarily contained
(by Lemma :3.3) within the shaded feasible region. The exact response of the system starts
at the point (NDi, 1), and jumps from there towards the origin in a manner determined
by the system's state development equation. Because of the inequalities in Lemma 3.3.
the state can never move up or to the right; the response is monotonic. One question of
101
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fi = N gi fi = N gi
II
NRi NDi Np
Figure 3-5: Reduced-order model statespace geometry.
interest is after how many discrete-time steps does the state pass below the target line
gi = g ~; the answer to this question yields the response time of the system.
The basic idea in computing the bounds is to find the minimum and maximum number
of steps necessary to move from the initial point (fi[0],gi[0]) to a point that is on or
below the target line, given that all points must lie within the feasible region and that
the sequence of points obeys the reduced system of Lemma 3.3. The horizontal distance
from one point to the next is fixed by the present point, and the vertical distance is
arbitrary as long as gi is nonincreasing and stays within the feasible region.
3.7.2 Algorithms for Deriving the Bounds
The minimum and maximum number of steps are taken directly from the diagram.
The procedure for obtaining the minimum number of steps from the initial point to a
point on or below the target line is given in the following algorithm.
Algorithm 3.1: Finding 7ni,, for a given gý E (0, 1]:
1. Initialize Jf[0] = NDr and gi[0] = 1.
2. Set nml, = 0.
3. If gi[n,1 in] 5 g*, then terminate the procedure.
4. Update fi[n] using fi[nnfn, + 1] = fi[nmin] - 9i[nmin], and increment nmin-l
.
5. If the new value of f4[n] is such that f [nnn] < Npgr, then set gi[nn~ n1 ] = M7["m
Otherwise, set gi[n,i] = min (gi[0], i).
....... ........ ..............  ...'' '' ' '' '~ '' '' '' ''·' '' ' '' '  ' ' ' ' '  '
.... .. .
..........' ''' ' '''`' '~''' '''''
.. .... ...................' ~ "";~ ·
...............' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
...... . .................... '' '' '' '' ''' ''' ''' ''` '''
% "' -I .. . I .. ....'
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i fi = NRi gi fi N gi
1
gi
f
NRi NDi NP
Figure 3-6: Example trajectories in the f-g statespace. The dashed line is the path with
the least number of discrete-time steps to reach the target line, and the dotted line is the
path with the greatest number of discrete-time steps before crossing the target line.
6. Go to step 3.
This procedure follows the "highest" path through (fi,gi)-space, that is, the path with
the largest g values. This path consists of traversing the line gi = gi[0], then traversing
the upper boundary, always in the direction of lower fi values. This path is the fastest
way to move towards lower .fi values, since each fi step is as large as possible. Of course,
the final jump to or below the target line is taken as early as possible. By following
this methodology, the nm,, value upon exit from the procedure is the minimum possible
number of steps necessary to move on or below the target line. An example is shown in
Figure 3-6; the dashed line follows the largest-g path in the statespace to the example
target line.
The procedure for obtaining the maximum number of steps from the initial point to
a point below the target line is as follows:1
Algorithm 3.2: Finding nmax for a given g* E (0, 1]:
1. Initialize fi[0] = Nri; and gi[0] = 1.
2. Set unmax = 0.
:3. If gi[nmiax] < gý, then terminate the procedure.
'Note that one does not move to a point "on or below" the target line due to incorrect nmax values
when gý = gi[O]. In this case, the state variable is in its "resting" or "dormant" state, and the proper
determination is when it is forced out of that state.
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4. Update fi[n] using fi[nax + 1] = fi[inmx] - g[nmuax], and increment nm.ax.
5. If the updated value of fi[n] is such that fi[nmax] < NRigf, then set gi[n1 ax] =
f[*'Ix] Otherwise, set gi[nmax] = max g~, fiNaxlNRi Np
6. Go to step 3.
This procedure follows the "lowest" path through (fi,gi)-space, that is, the path with
the smallest g values; an example is the dotted line in Figure 3-6. This path consists
of traversing the line fi = fi[0], then traversing the lower boundary line, and finally
traversing the target line, always in the direction of lower fi values. This path is the
slowest way to move towards lower fi values, since each fi step is as small as possible.
Of course, the final jump below the line gi = g* is taken as late as possible. By following
this methodology, the nmax value upon exit from the procedure is the maximum possible
number of steps such that its state and every subsequent state is forced below the target
line.
3.7.3 Floor and Ceiling Functions
The floor and ceiling functions are useful in the presentation of the bounds; the
domain of each function is the real numbers, and the range is the set of integers. The
floor function, denoted LxJ, is the greatest integer less than or equal to the real number
x. This function is also known as the greatest integer function. The ceiling function,
denoted [x], is the smallest integer greater than or equal to the real number x. The
defining relations for the two functions are
(k -1 < z <k) (xsk< + < ) x  1 k= [x (3.84)
(k < z < k + 1) = (x- 1 < k ) < =x k= xJ (3.85)
The two functions are related by
[XJ = -[-xl (3.86)
[xl = - [-xJ (3.87)
In addition, certain limits of the two functions will be needed. Specifically,
lim Lx + eJ = lim Lx - l] = LXJ (3.88)
do (JO
lim L[ + ] = lim L[ - E- = [] - 11 (3.89)
IO (O10
lim [x + l] = lim [x - el = [x + 1] (3.90)(10 CIO
lim [x + e = lim [x - e= [x (3.91)CJO CJO
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Finally, these functions are related to the following situations.
* The largest integer k such that k < x is k = [x - 11.
* The largest integer k such that k < x is k = LxJ.
* The smallest integer k such that k > x is k = Lx + 11.
* The smallest integer k such that k > x is k = [xl.
3.7.4 Determining nmin
In determining the minimum number of steps necessary to move the bounding state
on or below the target line, several cases must be considered.
Case 0: The initial state is already on the target line (g" = 1). No steps are necessary,
SO n111in = 0.
Case 1: The bounding state steps across the line gi = 1 until it can jump to or past the
target line. The maximum number of steps that can be taken across the line gi = 1
is [NDr - NRJ, so the smallest reachable fi on this line is NDi - [NDi - NRiJ. The
next step must be able to jump to the target line, thus g* must be such that
Nni - 1 - LNDi - NRiJ < g < (3.92)N gY < 1 (3.92)Np
and the number of steps necessary is
unin = [max (1, NDi - Npg*)] (3.93)
The max function is necessary because gý may be such that NuD - NPg* is nonpos-
itive (occurring when - gI < 1).
Case 2: The bounding state steps across the line gi = 1, then down the upper boundary
line, until it can jump to or past the target line. This case is applicable when
NDi - 1 - LNDi - NRiJ
gI < Np (3.94)
It takes 1 + [NDi - NRiJ steps to get to the point
(N  1- - N D i - N M I NDi - 1 - LNDi - NRiJ (395)No; - 1 - [Noi - NRi , NRi (3.95)
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on the upper boundary line; define nai = 1 + [NDi - NRiJ. If NRi = 1, then the
next step jumps directly to the origin, thereby moving past the target line, and
n1min = nt + 1 (3.96)
where
n7i = 1 + [Nr; - NRiJ (3.97)
Otherwise, the bounding state steps down (with decreasing step size) along the
upper boundary line. After k - 1 steps it has reached the point
(NEi - nai) (1
I )k-1
NRi
The next step can jump down to the point
((Nfi - n7a) ( I
on the lower boundary line. If the kt h jump along the upper boundary line is the
jump that moves the bounding state on or past the target line (but the (k - 1)st
jump would not accomplish this feat), then
(NDi - ai)
Np)
N )k (3.100)
so (note that NRi + 1
log (1 - I) <0)
> NRi > 1 implies 0 < 1 1 < 1 which implies
(3.101)log (Npg)k > (NDi--nai > k
log 1 - -
S log (NNpg)1NDi-nailog 1 - I
nmin = k + nai
(3.102)
(3.103)
where, again,
ni- = 1 + [Nri - NRiJ
(NDi - ai
R )k-1
NRi (3.98)
NRi Ck) (3.99)
and
Finally,
CHAPTER 3.106
S k,(NI - 1ai
1 k-1
Np
-g < D - nai
-' Np
(3.104)
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and
log - )
Ilogl 1 -l
107
(3.105)
As a check, when NRi -* 1 then the denominator of the expression inside k's ceiling
function tends to negative infinity. Since the numerator is negative (NDPy < 1),
then
k = limr [l = 1(10
and therefore
as stated previously.
In summary, then,
(3.106)
(3.107)nmin = 7nai + 1
0
[max(1, NDi - Npg)l]
nai + 1
x* 0
< -• <1-
Xi,eq -
N-i < Np <1
Np Xi,eq 
-
NRi = 1
log Np g
n71a + (Di-nai
log 1- N1
N1i--eai 
- <ieNp Xi,eq
NR > 1
*
~"~,eq ~
Xi,eq
•na = 1 + [NDi - NRiJ
(3.109)
(3.110)
3.7.5 Determining nmax
In determining the maximum number of steps possible before being forced to move
the bounding state below the target line, several cases must be considered.
m1lin(x7l)
Npi--nai
Np
(3.108)
where
= 
5
-zeq ·vz
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Case 1: The first jump forces the bounding state past the target line when
NDi - 1
NRi
so
Imnax -- 1
(3.111)
(3.112)
Note that
Ni - 1N < 1 == Ni < NRi + 1INRi (3.113)
NRi < ND; < NRi + 1 (3.114)
must be true in this case.
Case 2: The first jump moves the bounding state to the target line, and then steps this
state across the target line until it is forced past the line. This condition implies
NDi - 1
<T <1Np - (3.115)
The first jump moves the bounding state to
(NDi - 1,g$) (:3.116)
and the kt h jump moves it to
((Ni 
- 1)- (k - 1)g, g7) (3.117)
The final jump moves the bounding state past the target line to
_ (ND-1)- kg*)( NDi - 1) - kg , (ND i - I2 Nsi (3.118)
The last jump implies
NDi - 1- kg* NDi - 1- (k - l)g*
NR < gi; NRi
ND - 1 - NRig < k N - 1 - NRig + 1
i - g
(3.119)
(3.120)
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and
k = NDi - 1 - NRig*I+ 1 (3.121)
Finally,
7Tnax
NDi - 1 - NRigg
g9
(3.122)
Since the first jump reaches the target line, then
N i - 1
< g; <Np (3.123)
Case 3: The first k jumps move the bounding state to and along the lower boundary
line, and the last jump forces the bounding state past the target line.
jump moves the bounding state to
( Nri - 1,NDi -Np)
while jump k moves the bounding state to
(N)i- 1) (1 ( N --NpJ)
The final jump moves the bounding state to
(NDi - 1) (I N1 ) (NDi- •
NRi}
(1 N)pk- 1)
(1 
- ) k )
By assumption,
NDi -N (1
But since NRi < Np,
NDi-- 1 1
Np N - (I
1)k
)k
NP
< (NDi -1)
<gi - (Nmi)
log (1Ng)k- 1 < (Di1- <
log 1 -•_
log (
kNDi--I
log I - )
The first
(3.124)
(3.125)
(3.126)
(3.127)
Npk-1
)k-
Np
and
(3.128)
(3.129)
(3.130)
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Finally,
Sk+ 1 = 2
log (Npg)og Di-1 )
Since the first jump moves the bounding state to the lower boundary line, then
g NDi- 1Np
Also,
NDi - (1 i)k
Np
S(NDi -1 1
NT,
leads to
Np < NRi + 1
1 < NiR < N)i, K Np < NRi + 1
must be true in this case.
Case 4: This case is the most typical. The first k jumps move the bounding state to and
along the lower boundary line (possibly to the intersection of the lower boundary
line and the target line), the next m jumps move it to and along the target line,
and the final jump forces it past the target line. The first jump moves the bounding
state to
( Nr) -1Ni -1Np) (3.136)
Jump k moves the bounding state (along the lower boundary line) to
(NDi - 1) (1 ( NDr- 1
- I)k-1)
(3.137)
The next jump (k + 1) moves the bounding state to the point on the target line
((Nr) - 1)(1
i)k (3.138)
Jump k + rm moves the bounding state to
i1)k
Np
- (Tn - ()g1, 39)
T7 max (3.131)
(3.132)
1)k-1
Np (3.133)
(3.134)
(3.135)
CHAPTER 3.110
) k-1
Np
(3.139)
(NDi- 1) (1
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The final jump forces the bounding state past the target line to the point on the
upper boundary line
( )kNp - mg, (NDi- I ) (- mgN, 1
To find the expressions for k and m first note that
)k
Np(1
log Npgi*
k-1 < NDl
log (1 -•
log( Nu•--
log (1-1)
7mg < NRI •< (NDi -
- NRi < rm <
m-= 1 +
= k+m+1
-NR1 + log ( )log (1 -NP (3.147)
Since the first jump moves the bounding state to the lower boundary line, then
* < NDi- 1
gi < (3.148)
z Nr
((Nr)i -
NDi -
Np
NRz) (3.140)
. (NDi - )
gi - Np (1
1 )k-1
Np
and
(3.141)
(3.142)
Second,
(Nr)Di - 1)( -
(3.143)
1)(1 -
(NDi- l p )
tg
(3.144)
and
(NDi - 1) (1 _ ppL
Finally,
NRiI
7Tmax
(3.146)
= 3+
111
I k
Np)
k =l+
- (- 1)g
-Nei+l (3.145)
(NDi- 1) (1 •) k1-
(NDi - 1) (1 _ ) kaNp
· ·
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That Case 1 is included in the expression of Case 2 is as follows.
1 < NR -4= 0 < NR -1
NRi - 1
-- N 0<
NR•
NRi 
- 1
gz 1 NRi
By assumption,
NDi - 1
< g9;NR
Joining the appropriate inequalities yields
NRm- 1 NoD- 1
NRi NRi
< 1
Nsi- 1 Nvi - I
NR NRi <
- ( N - 1)g;* < Nr) - 1 < NRig*
S--g* < NDi- l-NRigf* < 0
ND• - - NRi
-1 _ <0
NDi - 1 - NRiM -
and therefore
nmax(Case 2)=2+ ND- I NRiJ=19t
That Case 3 is included in the expression of Case 4 is as follows.
By assumption,(NDo - 1
NRi
1 )k
Np
< (Np- 1)g"
< g• < (NDi-1) ( 1
If Np = 1, then NR = NDi = 1, and the first jump moves the bounding state to the
origin (and so always past the target line). Thus nmax = 1, and Cases 3 and 4 never
apply. Assuming, therefore, that Np > 1 (which is by far the most typical since by
Fact 3.3 Np > N),
S ND )(1 k-1q Np Np
-- 
< (NDi- 1)(1 _1 )1
- Np - I Np
==- (Np- 1)g
( 1
< (NrD - 1) (1
(3.149)
(3.150)
(3.151)
NRm < Np ==- (NRS - 1)gi
(3.152)
(3.153)
(3.154)
I) k
Np
(3.155)
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Joining the appropriate inequalities yields
< (NDi -I) (
NRi
NP)k
NP
-- iS < 1)Nri - NRT I N 
<- _(ND - 1) 1 - -kj 4:4 (N-l)( Np
< 0
NRig* < 0
(N)i - 1) (1
(NDi - 1) (
gZ
)k NT_
'liz]
-: nmax(C(ase4) = k + mn + 1 = 1 + k
In summary, then,
2 + 
_- NaiJ
7 lnmax (xi)
2 + nbi(x,)+
0 < ___ < Np-N+I
- Xi,eq Np
(3.157)
Np-NDi+l < < 1
Np 
- Xi,eq
). 1
gi
nb (X*)
_ _1:_)bi( N) ]
Xi,eq - X i
Xi,eq
log (• •-1
-+NDi
log 1
(3.158)
(3.159)
3.8 Proof of the Main Result (Theorem 3.1)
PROOF:
By Lemnma 3.2, the matrix M I - A is nonsingular and has a positive inverse.
Because A is nonnegative, the off-diagonal elements of M follow the sign pattern of an
M-matrix. Therefore, M is a nonsingular M-matrix, and the reduced-order model of
Lemma 3.3 applies. Since this model is valid, the (carefully derived) vector step-response
NRi )
-NR, < 0
- -1
(3.156)
where
113
-
-- I I /H
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2 3 4 5 6 7
n.rin (x*)
8 9 10 11 12
Figure 3-7: A typical n,,,I,,(xj') plot.
bounds of Theorem 3.1 also apply.
3.9 Inverting the Bounding Expressions
3.9.1 Inverting nmin
A representative example of the minimum bounding expression is shown in Figure 3-7.
The inverse function nnTz1 [n] is used to derive the inverted bound xi,max[n], i.e., the max-
imum possible system output for a given discrete-time step. Inverting the nmin bounding
expression involves calculating half-open intervals; specifically, the inverse function maps
a nonnegative integer to a set of system outputs.
Case 0: Clearly n11i = 0 only when x" = 0.
Case 1: The second case in the minj expression is evaluated for n = 1 to yield
1 = FNDi - Npg ]
- o 0 < NrD-Npg < 1
== NDi > Npg* > NDi- 1
NDi NDi- 1ND < < 1 N (3.160)
Np Xi,eq - Np
U
m 
fl
114
1 1 
1 1 
1
3.9. Inverting the Bounding Expressions 115
Because the max function is involved in the actual expression for nmin, the actual
valid interval is
Znin[1] = 0o, 1 - N 1III N (3.161)
Case 2: More generally for the second nm1 n expression
n = [NDi - Npg*]
-71 - 1 < NDi- Npg* <71
NDi - + 1 > Npg* > NDi - 7
NDi - 72 + 11 -
Np
and the valid interval is thus
nI []= (I NDi - n + 1AT 1
x * NDi - 7n
X < 1
Xi,eq -- gp
Di -N
SNp 1
The bounding value of n is such that
a NDi - nai
x = 1 (3.164)
Xi,eq ip
so the interval expression is valid for 2 < n < nai.
Case 3: The third 7 2,,i, expression (when NRi = 1) is valid for the given interval, so
NDi - Tai,
Np (3.165)nJn[nli-1 1] = (1inink
whenever NRi = 1. Of course, if NRi = 1, then for n > nai + 1 there is, strictly
speaking, no inverse expression. The maximum response of the system where NnR =
1, however, would be to reach and remain at an output of unity.
Case 4: For the final 7nmin expression,Slog (Npgi•~ )
71 + ND i - •aiNR2 /ilog 1 NRi
log Npg-E
n - 1 < nai + NDi-aai
log I (1- )
< 7
S(n - 1 - n7ai) log ( I
log Npgj _
NDi - ai 7
1)
NRi >
> (n - ni) log (1
n--Riai)~
X1- i
Xi,eq
(NDi - ai)> •' N1 ) T1-- ?lai
NRi
(3.162)
(3.163)
NI)
NRi
(3.166)
(NDi --> DNP T
1
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and therefore
-1
n"" [n] = 1 - NDir) -naiNp )
for n _> 1 + n, when NRi > 1.
In summary, then,
[0,0]
(0,1 - N-1
_ NDi-n+1 -_
Np Np
- Ni-a ,Np I)LU
n = 0
n = 1
2 < n < n+ i
n = 1 + nai,
NRi= 1
invalid 2 + nai <, n < o00
NRi= 1
- (NNp-) (1
1 - (Nr-ai) (
- - 1 + nai, 7 < 00,
NR,> 1
The upper bound of the system output given a discrete-time step is given by
n=0
1 Ni--nNpixmax [en]
Xi,eq
1 < n < 7ai
( Np.i-n- ) 11k 1 + nai < n < 00
Note that the second and third cases of the n-1 expression are combined into the second
case of the xi,mx,ý and the fourth, fifth, and sixth cases of the n L expression are combined
into the third case of the x4,max expression.
(1-
n-r1-?ai
Nsi
- (NDi - 7aiN), NR) (3.167)
n-1 [un =
n 1jfin
(3.168)
(3.169)
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1-
x.
0
0 1 2 3 4 5 6 7 8 9 10 11 12
nmax (x*)
Figure 3-8: A typical nmax(X*) plot.
3.9.2 Inverting nmax
A representative example of the maximum bounding expression is shown in Figure 3-8.
The inverse function na [n] is used to derive the inverted bound x~, 11[n], i.e., the mini-
mum possible system output for a given discrete-time step. Inverting the ninax bounding
expression involves calculating half-open intervals; specifically, the inverse function maps
a nonnegative integer to a set of system outputs.
Case 0: The bounding expression never yields a value less than nai,, so these nmiax values
are not valid. For any system, the minimum zero-state response would be zero; the
state remains at zero until forced out at discrete-time step nri.
Case 1: When n = nai, then the first nmix expression is valid, and
nai =2+ L NN 1 - NR
NDi- 1
=- n _~i 2+ -ND NRa < nai + 1
NDi Di - 1
-D 1 < x < 1 (3.170)
NRi + nai- 2 - Xi,eq NRi + 7tai -1
The lower interval bound can be simplified to
NDi-1 NDi -11 - = 1 - (3.171)NRi + 71na -2 [NDi - NRiI+ NRi ( 1
However, we know that
LNDi- NRiJ • NDi- NRi
NDi - 11 -- N I< 0 (3.172)
L[NDi - NmRJ + Nm - 1 -
_ _ __ __
PP
P
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The output target is already bounded by zero, so the valid interval is
1 [
n71ax [na- ] = 0, 1 - (3.173)
Ni + ni - 1
when T7 = n7ai.
Case 2: More generally for the first nmax expression,
n = 2 + LNDi - 1
9%
==-- > < 2 4ND - ND1
==: n < '2-+ N i Ri
NDi 
-
NRi + n- 2
< xi
Xi,eq
< n+1
NDi - 1
< 1-NNRi + n-
and therefore
-man[n] = NDi - 1
NR +n -2' 1
NRi + 1 -
NRa + n- 1
This case is valid up until (but not including)
" = 1 N
Xi,eq NP
Expressing the largest value in the interval as
x Noi - 1 1
Xi,eq 1VJp
(3.176)
(3.177)
where S1 is a vanishingly small positive real number, implies that
NDi-- 1gT pd + 6pNp
The corresponding nmax value is
1
nmax = liua6110 2+ ND 
1
+ 1
(3.178)
- NRiJ
= lim 2 + Np NA5210 1 +62
= limn
S 310
2 + [Np - NRi - 1S:3
= 1 + [NpF- N-] (3.179)
where 62 and 83 are vanishingly small positive real numbers that tend to zero from
above as 61 tends to zero from above. The interval expression is therefore valid for
Tnai + 1 < n < ni (3.180)
(3.174)
(3.175)
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where we define
nei = 1 + [Np - NRi] (3.181)
By definition of the floor and ceiling functions,
[Np - NRi] > [Np - NRiJ (3.182)
with equality only when Np - NRi is an integer. Since Np > NMn,
[Np - NRiJ > [NM - NRJ (3.183)
with equality only when
k < NDo - NR- < Np - N < k + 1 (3.184)
for some integer k. These equalities imply that (since Np - NRi must be an integer)
k = NDi - NRi
= Np - NRi
= Np = NDi (3.185)
Therefore,
nci > ni (3.186)
with equality only when Np = NDi and Np - NRi is an integer. Note that if this
situation holds, then this case is not applicable; only Case 1 applies.
Case 3: The second nn4ax expression is valid for
g E (0 ND-1]0, (3.187)
Define 7^zi to be the the value of nmax at the lower extreme of *x, i.e.,
A (Np - NDi + I\
=ci ••iax Np
= 2 + [Np - NR ] (3.188)
since nbi = 1 at this value of xl. Note that
I= n Np - NRn is not an integer
n ei + 1 Np - NRi is an integer
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This expression indicates that if ^ICi = n7i (the typical case), then the set of output
values for n = 7o^Zi for this case must be combined with the set of output values for
n = ni for Case 2.
The second nimax expression appears to be impossible to invert in closed form. There
is a scheme, however, that yields the proper values. Suppose n7bi is fixed. Then from
the second nm1ax expression
S2 - nbi(fixed) + 1(fixed) - NRi
g% Np
Snb( i 1 1 nbi (fixed)
+bi(fixed) + xed) N <
g--Np
T1 + -
-- NR + n - 2 - nbi(fixed) <
(Nr) 1 -)(I N1 bi(fixed)
gý NpF
NRi + n - 1 - nbi(fixed)
Nr~i -1 1 7bi(fixed)
== N + n - 2 -- nbi(fixed) ( Np -
1 '>
Xi,eq
N1 -- I 1 "b(fixed)
NRj + NL) 1 - lbi(fixed)) Np
S7 - (v + ND bi(fi xed) ( I Lbi(fixed)
NRj + n - 2 - n1i(fixed) Np -
,*
<
Xi,eq
NR n+ - n1 - bi(fixed)) Np (3.190)
At the lower extreme,
S i N 
-2 i(fid)bi (fixed) 3
' Nai + n - 2 - 74% (fxed)) Np
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and one can use this value to calculate the corresponding value of nbi(gf), yielding
log ( JVgilog (NDi-1 )
log 1--•)
7p)?Ibi(fixed))
= 1+
log Np + bi fied) loglo Ni+?l-2 -?1bi (fixed)) Np
log (-1
= 1 + nb(fixed) +
Nplog (NRi +n--2--1bi (fixed))
log (1- 1)
We seek a solution such that the calculated and fixed values of nbi are consistent,
so we require
nbi(g*) = nbi(fixed)
log(1 N -N-(NRi +n 2  71bib
-1 =log ( - )
log +Np
SNRi +n -- 2 -- <bi
log 1 - --
== ( log Np-  -
==~log > 1,
lg(;NNp ) >0
Nl i+ z n- 2- nbi
Np Np
-= > >1Np -1 - NRi + n - 2 - nbi
-- Np - 1 NR + n- 2-n 7bi < Np
7• bi NRi - NP + -- 1 < 1bi 1
S71bi = Ri - NP + It -
S7bi = N- I +[NRi - NpJ
4i4 = n- --FNp - NRil
-- 4 nbi = I - 1 (3.193)
The lower extreme, therefore, becomes
-N T 7--7;cix* [n]
i,eq
(3.194)
The upper extreme can be calculated from knowing the lower extreme, since the in-
tervals cannot overlap, and they must cover the interval [0, 1). This upper extreme,
nbi(g*)
(3.192)
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therefore, becomes
x* [n]7
Xi,eq
In sumnmary, then,
NDi - 1)
+ NRK - 2)
1 I n-nFc+1
Np (3.195)
invalid
[0, 1- N i-1 )
NRi +?ai -I
NDi- 1 I Ni-1
NRi +n-2 ' NRi+n--1
NDi-1
NRi +ni -- 1
0 < n < nai
n = nai
nai + 1 <
n < ni- 1
n = nci,
72c = - ci
1 p"i- 1 ___)NRi+zi-2) ( Np )
Npi --1 n-nci'\
ND-I 1 L) 7N)l-\N i+)
NRi+nci--2) Np
The lower bound of the system output given a discrete-time step is given by
0 < n <_ nTa
1 - Noi-1NRi +n-2Xi [,eqn]
izeq
1_( N.- ') (INki+nci -2] (1
In both of these expressions
and
7
'ai + I< < 71ci
ni + 1 < n < 00
ni = 1 + [Np - NRi]
, = 2 + [Np' - NR (3
7 x [71]77a
[1 NDi-1
NRi+fci-2 (3.196)
1-
n = 7i,
ici = nCi + 1
ni +
n < 00
(3.197)
(3.198)
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Note that the first two cases of the n' x1 expression are combined into the first case of
the x i,• expression, and the third, fourth, and fifth cases of the n-m expression are
combined into the second case of the x expression.
3.9.3 Combined Inversion
(Combining the inverted expressions yields the range of valid xz given the number of
steps n.
[0, 0]
[0,1- Nm-n]
Npfl
NRi+n-2 '
1--(ND-?~ t)(/ 1
1-( N•-f,) (1
1 - )
- 1 )
NRi),,
71ai = 1 + [NDi- NRiJ
7IT = 1 + FNp - NRi1
with
71ci > 1 2ai
The minimum value of xZ given n is, therefore,
1 NDi -2
NRi +n2-- 2
1- NRii 2 ) (I - 1n-nciNRi+7Ltli-2 \ Np
nai + 1 • < 71K i
71nCi + 71 < 00
Xi,eq
n = 0
1 < n < nI
1 + c71 _< _< 71i
(3.200)
where
1 + rn <i < o0
(3.201)
(3.202)
(3.203)
xi,eq
0 < 1n < n'ai
(3.204)
S i- 2
-- i ( ND'-I2
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and the maximum value of xm given n is
1' 0
Ximnax [n]
Xi,eq
NDi--nai)
Np I '
_ 
I ) 71llai
NR, 1 + 
7n;i < n < 00
3.10 Proof of the Main Result (Theorem 3.2)
PROOF:
By the proof of Theorem 3.1, the vector step-response bounds apply to the discrete-
time system under the given assumptions. Therefore, the (carefully derived) inverted
expressions also apply.
3.11 Tightening the Bounds
The ith row of
PA[n] = Xeq - x[n]
is given by
Xi,eq - Xi[n] = Z ptj \[n]
j=1
Since Aj[n] > 0 (from Fact 3.1), then
N
j=1
-> E pjj[n]
jEs
where S is any subset of {1,2,..., N}. Letting S = {i} yields
Xi,eq- xi[n] _ piiAj[n]
This inequality implies
Ai[n] xi[n + 1] - xi[n]
- x,eq - xi[n] xteq - Xi[n]
n = 0
1 < n < n71 (3.205)
(3.206)
(3.207)
(3.208)
(3.209)
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1 _I[1] 1 + "X[,+1]
Xi,eq Xi,eq
Xi,eq
gi[n] - gj[n + 1]
gi[n] - gi[n + 1]
f4i[n] - fi[n + 1]
Therefore, the normalized vertical change in subsequent values of gi (i.e., the "slew rate")
is bounded by -!-. This condition modifies the reduced-order model update rule for gi to
gi[n] ( - ) < gi[n + 1] < gi[n] (3.211)n. ( ii
We know that pii > 1 for an important class of systems (Corollary 3.1 and Fact 3.3),
so gi[n + 1] is bounded above and below. Of course, the updated value of gi is bounded
below by the lower boundary line, so for this bound to matter (considering the first jump
on the 71nax path) we must have
1 NDi -- ( •)1 > Ni- NDi < Np 1-- + 1 (3.212)
Pii Np Pii
(which can happen) or
1 - -> g (3.213)
Pii
(which can certainly happen). Considering jump na, along the n71,i, path, we must have
(for the tightened bound to matter)
NDi - nai 1
<1--
NRi Pii
NDi - ND - NRi < 1 1
NRi <1-
1
- (NrD - NR) - [NDi - NRiJ < - (3.214)
Pii
which can never happen, since the expression on the left side of the inequality is always
nonnegative, and that on the right is always nonpositive. Considering subsequent jumps,
we must have (for the tightened bound to matter)
1 <  P1 - =. = NR < pi (3.215)
which can never happen.
This modification to the bounds is not taken into account in the expressions; experi-
mentally, there seems to be little improvement.
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3.12 Discrete-Time Bounds in the Limit
Suppose one considers the continuous-time system
xc,(t) = -Mx,(t)+ Bou,(t) (3.216)
with the associated continuous-time bounding expressions. Expressing the time derivative
as a limit results in
ll xc(t + 7) - x(t) Mx(t) + Bu(t)
r--7 0 7
Consider the system at nonzero r at time t = t, = nr, and discretize to yield
xc(tfL + T) - xc(tn) S-Mcxc(t,,) + Bouc(t,,)
-- x[n + 1] - x[n] M -rMx[n] + rB-u[n]
- 1 x[n + 1] - x[n] -Mx[n] + Bu[n]
(3.217)
(3.218)
where
x[n] xc(n-r) (3.219)
(3.220)
(3.221)rB
and the approximations are equalities in the limit r--+0. This system is now in the
standard discrete-time form. The inverse of M exists (since the inverse of Mc is assumed
to exist) and is given by
P M-' = (rMc)-' 1P (3.222)
The parameter definitions for the discrete-time system are related to those for the
continuous-time system as
NRi
NDi
SPikPki
k=1 Pii
1 N
T k=1
(TPik)(TPk·) _
(TAPi)
- PikXk,eq 1 (rpik)xk,eq
k=1 Xi,eq T k=l Xi,eq
N
Nk = Ek=1
TRi
T
STDi
T
1~~N TP
Pkk = - (Tpkk)T k=l T
(3.223)
(3.224)
(3.225)
As r --+ 0, the elements of P tend to infinity, as do the parameters NRm, NDi, and Np.
In addition, any difference between these parameters also tends to infinity, as does the
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addition of a constant to one of these parameters. Due to the common scaling of these
parameters, however, their ratios remain constant. As a result, the floor and ceiling
functions lose their meaning, and the following tendencies result:
1 + LNDi - NRiJ
NDi 
- rzai
Np
NDi 
- 1
NRi + rn7i - 1
ND -- 1
NR + nci - 2
[max(1, NDi - NpgS)]
SNDi - NRi
NRi
-4N
Np
1
NDiN-
-{ NNp
Noi - Ne gy
log I - N )( NRi (3.231)- -Ri NRi
log( Npgi*
NDi--ai
log ( - , )
2 + ND' - NRi
Np - ND + 1
Np
log (i -
+ (NDi-1
log( 1
1 - - "bi (i*
(NDi - )( bi(4) -NR
1+ N p-
1 + [Np - NR%-1
- NRj log ( NRg-
gpg
-+ D 
- gRi
gý
Np - NDiNp
N-l NDi
-4 Nrlog(Npg;)
NpgN
NDi
Np - NRi
-- Np - NRi
(3.226)
(3.227)
(3.228)
(3.229)
Np - <
N> g>Np
(3.230)
(3.232)
(3.233)
(3.234)
(3.235)
(3.236)
(3.237)
(3.238)
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- I 1 --fl?ai
- ) 7-L1ci
Np
n-NDi + NRi
Se NRi
_ n-Np+NRi
e Np
Invoking the expressions of NRi, NDi, and Np in terms of r and TRi, TDi, and Tp, note
that, regardless of the size of 7,
NRi
1 Np
NDi
Np
NP - NDi
Np
Nprg
NDi
TRi
=1 Tr"
TDI
TP
P - TDi
TF,
T iTot
(3.241)
(3.242)
(3.243)
(3.244)
Now define
A
tin
t
linm n-n 1T--+0
lirll 7maxT
lini nr
T--+0
(3.245)
(3.246)
(3.247)
and note that
7 (ND2 - RiZ)
7 (Noi - Npg*)
(Nragý - NRi)
STD- TRi,
T- i - Tpg*
T 
- TRiIg
(3.248)
(3.249)
(3.250)
(3.251)7r(N, - NRi) T- P- TR
(3.239)
(3.240)
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Finally, complete the limit by examining every term in the expressions and boundaries
of nn1 , j and 71nax to yield, as 7 -- 0,
0
0
TD, - Tpg9
TDi - TRi
TDi - TRi + TRi log (TJ )
Ti- TR9,
Tp - Tmi + TP log (ThL)2 p '
X i = 0
0< X- < -- T
i,eq - T
TP Xi,eq - TP
1 < <1,
Tp Xi,eq
TRi = 0
1 _- < .<
T > i,eq
TRi > 0
(3.252)
<1,
0 < x___i < Tp-TDi
- Xi,eq TP
TP-TDi < Xi <1
Tp - Xi,eq
(3.253)
Note that the first case of the tinn expression can be included in the second. Also,
the fourth condition in the t,,lil expression can never happen, since when TRi = 0 the
condition demands that
1< x  <1
Xi,eq
The final expressions, therefore, are
TDi - Tpg*
Ti - TRi + TRi log (
0 < __- < 1 - TDr
- i,eq - T
1- T - < 1:
TP XLi,eq
T < ,eqTP Xi~eq
tllnll (x)I
timax(X*f)
=1
(3.254)
TP (3.255)
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-- T~ i 00< --' < ThTi
g* - Xi,eq TP
(3.256)
Tp - TRi + T' log ( TpDt) p-TDi < < 1TP - Xi,eq
which are the same expressions found in the continuous-time bounding literature.
For the inverted expressions, taking limits yields
inmax
Xi,eq
0
Tp
TDi-t
Tp
1
invalid
TRit-TDi+TRi
1_ (T) e Tai
t=0
t = 0+
0+ < t • Ti - TRi
t = Ti , TR = 0
t > TD , TRi = 0
(3.257)
TDi - TRi, < t < 00 , TRi > 0
and
invalid
0
TRi+t
Ti ) e- TP1(~)F'/ t-Tpfi
0 < t < TDi - TRF
t = TDi - TRi
(3.258)
TDr - TFR • t < Tp - To R
T1- TRF <_ t < 00
The second case of the Xi,,ax expression is included in the third, and the fourth case is
included in the sixth. The second case of the xi,mi, expression is included in the third.
Accounting for the invalid cases as indicating axis boundaries, the expressions become
1 T -tTp
T_) e TRi
0 < t < TD - TR,
TDi - TRi < t < 00
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Xi,eq
Snmax
i,eq
(3.259)
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and
TRi+t
1- )e TP
0 < t < TDi - TRi
TDi - TRi t Tp - TRi
TP- TR < t < oo
which are, again, the same expressions found in the literature.
3.13 Designer Bounds
As will be seen in the discussion of the examples, for at least some typical situations
the parameters NRi, NDi, and Np are all much greater than unity. The tendencies shown
in the limiting case of continuous-time systems are almost valid for reasonably large
parameters. For example,
(1 -N e- (3.261)
to within 1% for N > 50. For most design studies, exact bounds are not required;
reasonable estimates are more useful. For example, a typical question might focus on
whether an output settled to 95% of final value in 100, 200, 500, or 1000 clock cycles.
The exact bounds can be approximated by designer bounds, with the understanding
that nmiin and nmax no longer return integer values. The same tendencies used before result
in bounds that are identical to the limiting case of continuous-time systems, without
defining a vanishing discrete-time step. The designer bounds become
0
NDi - Npg
NDi - NRi + NRi log (N )\ pgi /
0< :0•_<1 -I
- Xi,eq - Np
1_ -U• < __
< _NRX
- zNp
1 N < 
-- < 1Np X~i,eq
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/Xi,eq (3.260)
71,,,,( =f (3.262)
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Np -
N - NRI
NRi + Np log (ND)
(3.263)
0 < x < Np-Ni
ZXi,eq Np
Np-NDi < _ < 1
Np 
- Xi,eq
and their inversions become
- Npi-n
Np
e NRi
0 < n < NDi - NRi
ND; - NR; < n < 00
N+
NRi + 7Xi,eq
_i~min 171]X;,
o0 n < ND, - NR(
NDi - NAR < n < Np - NRj (3.265)
n--Np+NRi
1-Ni e NpNP Np - NR; 5 n < 00
3.14 More Examples
Several examples are discussed in this section. For each example network, the relevant
waveforms are shown for some of the nodes. In each figure, the minimum and maximum
bounds are shown (dashed lines), along with the actual (solid line) and single-time-
constant (dotted line) responses. The single-time-constant response corresponds, in f-g
space, to the straight-line path from the initial point to the origin.
3.14.1 Equal 3-Line Network
C'onsider an SC line with three capacitors, such that the capacitances are all equal.
The SC line is connected to a voltage source on the left end, and open-circuited on the
right. The switches are controlled by a two-phase clock, alternating phases from left to
right2 . The waveforms at nodes 1 and 3 are shown in Figures 3-9 and 3-10.
2That is, the switch connecting the source to the first capacitor is controlled by phase 1, the switch
connecting the first capacitor to the second is controlled by phase 2, and the switch connecting the
second capacitor to the third is controlled by phase 1.
Xi,max [eq]
i,eq
1=
and
(3.264)
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Equal Line 3, Node 1 Response and Bounds
5 10 15 20 25
Number of Discrete Time Steps
Figure 3-9: Equal line, length 3, node 1.
Equal Line 3, Node 3 Response and Bounds
10 15
Number of Discrete Time Steps
Figure 3-10: Equal line, length 3, node 3.
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3.14.2 Equal 20-Line Network
Consider an SC/ line with twenty capacitors, such that the capacitances are all equal.
The SC line is again connected to a voltage source on the left and open-circuited on the
right. The switches are controlled by alternating phases from left to right, as in the case
of the equal 3-line network with the switch phasing pattern continuing to the right. The
waveforms at nodes 3 and 15 are shown in Figures 3-11 and 3-12.
3.14.3 Pi 3-Line and 20-Line Networks
As a comparison with the equal lines, consider the same type of SC line network,
such that the capacitances have the value of the appropriate digit of the transcendental
number 7r; to twenty places,
-= 3.14159265358979323846... (3.266)
The switch phasing is exactly the same as in the equal line networks. The waveforms at
nodes 1 and 3 of the 3-line are shown in Figures 3-13 and 3-14, and the waveforms at
nodes 3 and 15 of the 20-line are shown in Figures 3-15 and 3-16.
3.14.4 Ratioed 17x17 Grid Network
Consider the SC grid of size 17x17 described in Section :3.4. The waveforms at
selected nodes and for various cases are shown in Figures 3-17 through 3-28. These cases
include uniform inputs with Cil/C., = 1/1 (Figures 3-17 and 3-18), center spatial impulse
input with Ch/Cz = 1/1 (Figures 3-19 and 3-20), corner spatial impulse input with
Ch/C,, = 1/1 (Figures 3-21 and :3-22), uniform inputs with C•/C, = 16/1 (Figures 3-23
and :3-24), center spatial impulse input with Ch/C, = 16/1 (Figures 3-25 and 3-26), and
corner spatial impulse input with Ch/C,, = 16/1 (Figures 3-27 and 3-28).
The selected nodes are associated with the east-west horizontal resistors. For the uni-
form and center impulse response, the observation points are the center and the southwest
corner, while for the southwest corner impulse response, the observation points are the
southwest corner and the northeast corner. The center impulse is injected at grid position
(9,9), and the corner impulse at (1,1).
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Equal Line 20, Node 3 Response and Bounds
0 200 400 600 800 1000 1200 1400
Number of Discrete Time Steps
Figure 3-11: Equal line, length 20, node 3.
Equal Line 20, Node 15 Response and Bounds
Number of Discrete Time Steps
X)
Figure 3-12: Equal line, length 20, node 15.
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Pi Line 3, Node 1 Response and Bounds
0 5 10 15 20
Number of Discrete Time Steps
Figure 3-13: Pi line, length 3, node 1.
Pi Line 3, Node 3 Response and Bounds
Number of Discrete Time Steps
Figure 3-14: Pi line, length 3, node 3.
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Pi Line 20, Node 3 Response and Bounds
0 200 400 600 800
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1000 1200 1400
Figure 3-15: Pi line, length 20, node 3.
Pi Line 20, Node 15 Response and Bounds
200 400 600 800
Number of Discrete Time Steps
1000 1200 1400
Figure 3-16: Pi line, length 20, node 15.
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Grid 17x17, Chor/Cver=1/1, uniform input, Node 137 Response and Bounds
0 2 4 6 8 10 12 14 16 18 20
Number of Discrete Time Steps
Figure :3-17: Uniform response, 17x 17 grid, Chi/C = 1/1, center.
Grid 17x17, Chor/Cver=1/1, uniform input, Node I Response and Bounds
0 2 4 6 8 10 12 14 16 18 20
Number of Discrete Time Steps
Figure 3-18: Uniform response, 17x 17 grid, Ch /C = 1/1, corner.
1:38
Grid 17x17, Chor/Cver=1/1, impulse input, Node 137 Response and Bounds
n
0 20 40 60 80 100 120 140 160
Number of Discrete Time Steps
180 200
Figure 3-19: Center impulse response, 17x17 grid, ChI/C, = 1/1, center.
Grid 17x17, Clhor/Cver=1/1, impulse input, Node 1 Response and Bounds
Number of Discrete Time Steps
Figure 3-20: Center impulse response, 17x17 grid, Ch/C = 1/1, corner.
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Grid 17x17, Chor/Cver=1/1, corner_impulse input, Node 1 Response and Bounds
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Figure 3-21: Corner impulse response, 17x 17 grid, Ch/C, = 1/1, near corner.
Grid 17x17, Chor/Cver=l/l, comer_impulse input, Node 272 Response and Bounds
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Figure 3-22: Corner impulse response, 17x17 grid, Ch/C, = 1/1, far corner.
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Grid 17x17, Chor/Cver=16/1, uniform input, Node 137 Response and Bounds
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Figure 3-23: Uniform response, 17x17 grid, Ch/Cv, = 16/1, center.
Grid 17x17, Chor/Cver=16/1, uniform input, Node 1 Response and Bounds
Number of Discrete Time Steps
0
Figure 3-24: Uniform response, 17x 17 grid, Ci/CO, = 16/1, corner.
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Grid 17x17, Chor/Cver=-16/1, impulse input, Node 137 Response and Bounds
0 50 100 150 200 250 300 350 400
Number of Discrete Time Steps
Figure 3-25: Center impulse response, 17x 17 grid, Ch/CO = 16/1, center.
Grid 17x17, Chor/Cver=16/1, impulse input, Node 1 Response and Bounds
0
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Figure 3-26: C(enter impulse response, 17x 17 grid, Ch;/C, = 16/1, corner.
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Grid 17x17, Chor/Cver-16/1, cornerimpulse input, Node 1 Response and Bounds1
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Figure 3-27: Corner impulse response, 17 x 17 grid, (C,/C, = 16/1, near corner.
Grid 17x17, Chor/Cver=-16/1, comerimpulse input, Node 272 Response and Bounds
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Figure 3-28: Corner impulse response, 17x 17 grid, Ch/C, = 16/1, far corner.
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Example Network test point settling time settling time settling time
(1 part in 10') (1 part in 102) (1 part in 103)
Equal Line 3 node 1 15 28 40
node 3 16 29 42
system 16 29 42
Equal Line 20 node 3 378 860 1342
node 15 454 988 1484
system 506 1023 1513
Pi Line 3 node 1 17 35 54
node 3 19 40 59
system 19 40 59
Pi Line 20 node 3 811 1752 2691
node 15 654 1792 2798
system 894 1942 2911
Table 3-1: SC line example bounded settling times.
3.14.5 Discussion
As expected, the actual and single-time-constant responses lie within the bounds. The
bounds may be fairly tight (see, e.g., Figures 3-12 and 3-16), but need not be in general
(see, e.g., Figure 3-28). In fact, in Figure 3-28 at discrete-time step number 92, the output
is essentially unconstrained; the bounds force it to be in the interval [0, 0.9952]. For
many of these examples, the actual response lies quite close to the single-time-constant
response. Again, however, this approximation can introduce considerable error (see, e.g.,
Figure 3-22).
Consider further the discussion of the tightness of the bounds. In the large interval
given above (connected with discrete-time step number 92 of Figure 3-28), the final
output value is less than one-half of one percent of the final value at the opposite corner
(the location of the impulse). Even if the value is essentially unbounded at this particular
discrete-time step, its value is of little consequence because it is so small.
Perhaps a more relevant set of questions might be phrased as follows. Imagine, in the
case of a grid, a corner impulse input of 1 volt. How long does it take for a particular
output to settle to within 1 millivolt, 10 millivolts, or 100 millivolts? How long does it
take the entire system to settle to within these same resolutions? Table 3-1 indicates
some results of the bounds applied to the example SC line responses, while Table 3-2
indicates results of similar bounds applied to the example SC grid responses. Note that
the Pi-line takes approximately 1.4 and 2.0 times longer to settle than the Eq-line for
lengths of 3 and 20, respectively. Also, the settling time depends roughly upon the square
of the length of the line for both line types. It can be easily shown that NDi for the last
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Example Network test point settling time settling time settling time
(1 in 101) (1 in 102) (1 in 10")
Grid 17x 17 corner 20 182 1504
Ch/Cu, = 1/1 center 25 225 1691
uniform input system 25 225 1691
G(rid 17 x 17 corner 288 2083 4430
Ch/C, = 16/1 center 313 2162 4509
uniform input system 313 2162 4509
Grid 17x 17 corner 1 1 1
(/h/C, = 1/1 center 1 15 126
center impulse system 1 15 126
(Grid 17 x 17 corner 1 1 77
Ch/CV = 16/1 center 1 19 184
center impulse system 1 19 184
Grid 17 x 17 near corner 5 24 224
C.h/(,j, = 1/1 far corner 1 1 1
corner impulse system 5 24 224
Grid 17x 17 near corner 1 44 450
ChA/C, = 16/1 far corner 1 1 1
corner impulse system 1 1 450
Table 3-2: SC grid example bounded settling times.
node in an equal line is given by either N 2/2 or (N 2 + 1)/2 for even and odd length
lines, respectively. It is not unreasonable, then, that the system settling time goes as the
square of the length for equal-capacitor lines. The situation is slightly complicated by
the unequal capacitances in the pi line, but the qualitative result is the same.
Tables 3-3 through 3-5 show the bounded settling times for various sized square grids
over conditions of uniform input, center impulse input, and corner impulse input, for
different settling resolutions. Note that increasing the capacitance ratio by a factor of
four increases the settling time by roughly a factor of two. One major drawback of these
settling times is that they are based on the lower bound. As seen in Figures 3-17, 3-18,
3-23, and 3-24, the actual response follows quite closely the single-time-constant estimate.
Using this estimate instead, the settling times for the 17x 17 grid under uniform inputs
drops dramatically from 25, 225, and 1691 to 6, 12, and 19 for accuracies to 1 part in
10', 102, and 10", respectively, for the Ch/Cu = 1 case, and from 313, 2162, and 4509 to
73, 146, and 219 for the same accuracy values for the Ch,/C = 16 case. These estimated
(rather than bounded) response times correspond very closely to actual simulations.
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grid size uniform center corner uniform center corner
impulse impulse impulse impulse
(1/1) (1/1) (1/1) (16/1) (16/1) (16/1)
2x2 14 14 6 54 54 8
3x3 18 5 5 101 1 1
4x4 21 8 5 144 51 1
5x5 22 1 5 186 1 1
9x9 24 1 5 291 1 1
17x17 25 1 5 313 1 1
Table 3-3: Grid system bounded settling times (1 part in 10').
grid size uniform center corner uniform center corner
impulse impulse impulse impulse
(1/1) (1/1) (1/1) (16/1) (16/1) (16/1)
2x2 33 33 23 110 110 78
3x:3 68 25 27 199 106 105
4x4 108 58 25 298 206 114
5x5 144 17 25 410 100 102
9x9 221 15 24 960 37 51
17x17 225 15 24 2162 19 44
Table 3-4: Grid system bounded settling times (1 part in 102).
grid size uniform center corner uniform center corner
impulse impulse impulse impulse
(1/1) (1/1) (1/1) (16/1) (16/1) (16/1)
2x2 52 52 42 165 165 132
3x3 119 76 78 297 204 204
4x4 205 155 115 451 359 268
5x5 302 121 151 634 324 326
9 x 9 765 126 224 1630 380 467
17x17 1691 126 224 4509 184 450
Table 3-5: Grid system bounded settling times (1 part in 103).
146
4Analysis of Linear Passive
Steady-State SC Networks
This chapter investigates the analysis of constant-input ideal linear switched-capacitor
(SC) networks in steady-state. Such networks arise, for example, in the implementation
of image processing algorithms and linear equation solvers. The general analysis problem
is to describe arbitrary networks of ideal switches, positive linear capacitors, and constant
ideal independent voltage sources, after the network settles into its steady-state behavior,
in terms of equivalent networks of resistive elements. In this thesis, the resistive network
that is equivalent to the ideal SC network in steady state is called the equivalent resistive
network. This equivalence is in the sense of having the same node voltages and element
currents (or charge transfers per clock period). Throughout this chapter, it is assumed
(1) that all capacitor voltages equilibrate before any closed switch opens, and (2) that the
discrete-time system modeling the real SC network settles to its steady-state; a detailed
discussion of these issues can be found in Chapter 2. More specific analysis problems
involve finding the equivalent resistive networks for ideal linear grounded and floating SC
networks in steady-state (see Definitions 2.4 through 2.6 beginning on page 41).
This chapter deals with the analysis of increasingly general networks. In the first
section, a brief description of existing methods of SC analysis is presented. Sections 4.2
through 4.5 describe a new method of SC network analysis specifically tailored for steady-
state situations. As will be shown in Chapters 5 and 6, the ideas of this method allow for
a synthesis method for implementing cost function minimization as well as application
to the analysis and synthesis of nonlinear SC networks. Section 4.6 compares the new
method with existing methods, using a simple SC network as the comparison vehicle.
After describing some of the element and network properties of the steady-state SC
networks in Section 4.7, Section 4.8 applies the new method to multiple-frequency SC
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networks (where different capacitors are switched at different rates); this section also
demystifies Umminger's example networks [57], and presents an improved method for
finding the space constant of a multiple-frequency SC line.
4.1 Existing Methods for SC Network Analysis
There are several existing SC analysis methods based on equivalent circuits [12, 33,
:34, 46, 58, 59]. The essential idea in most of these methods is to model a time-varying
SC circuit as a set of time-invariant circuits (hereafter called phase-circuits') that are
coupled together. This coupling of the phase-circuits involves letting the final state of
one phase-circuit set the initial conditions of the next phase-circuit.
The advantage of these methods is that they can be used to analyze an arbitrary SC
network in the time or frequency domain; that is, they provide the basis for computer
simulation of arbitrary SC networks [10, 51, 60, 72]. One disadvantage is that they
become overly cumbersome for hand-analysis of the types of networks arising from the
methodology presented in Section 1.2. Controllable SC networks for image processing
can have hundreds of clock phases, yet only their steady-state behavior is of ultimate
interest. After presenting the new method of analysis in the next several sections, a
detailed comparison of the new method with existing methods is given in Section 4.6.
4.2 Single-Capacitor Grounded SC Networks
Consider a grounded SC network with exactly one capacitor, N switches, and N
voltage sources, as shown in Figure 4-1. In this figure, each voltage source (not shown
explicitly) is connected through exactly one switch, and a source's subscript matches
the associated switch's clock phase. Such a network can be analyzed immediately; the
constitutive relation involving transferred charges and terminal voltages is given by
C 0 .... 0 -7
-(7 0 ... 0 0
0 0
0
0 ... ... 0 -C C
v (4.1)
1The kth phase-circuit is the original SC circuit with the phase k switches replaced by short circuits
and the remaining switches replaced by open circuits. Each of the m phase-circuits contains only
capacitors and sources.
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Figure 4-1: Single-capacitor grounded SC network.
where v and q are the vectors of terminal voltages and terminal transferred charges,
respectively, such that the ordering of the vector elements is the same as that of the
switch phases. This constitutive relation is analogous to that of a conductance matrix
for a resistive element; the terminal voltages correspond in the obvious way, and the
resistive element currents correspond to transferred charges per clock period.
This element forms the basis of the more general analysis methods to follow; the
constitutive relation matrix will be explored more fully in Section 4.3.2.
Definition 4.1: The structure in Figure 4-1 which includes the capacitor and all N
switches (but no sources) is called an elementized grounded capacitor; it's constitutive
matrix is called the elementized grounded capacitance matrix.
In addition, an elementized grounded capacitor terminal is said to be active on the phase
of its associated switch.
4.3 Analysis of Ideal Grounded SC Networks
Now consider the analysis of an ideal grounded SC network (see Definition 2.6 on
page 41). This section shows by construction that any such network can be trans-
formed into an equivalent ideal SC network that contains only voltage sources and el-
ementized grounded capacitors; the two ideal SC networks are equivalent in that both
networks have identical sets of capacitor voltages, capacitor transferred charges, and
voltage source transferred charges for each clock phase. The connection points of the
elementized grounded capacitors and sources are called distinguished nodes, after [57],
and the transformed SC network is called a grounded distinguished network. As will be
shown, all elementized grounded capacitor terminals connected to a particular distin-
guished node are active on the same phase; if this clock phase is numbered k, then the
14!)
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vj Pj Pk vk
q jk q kj
Figure 4-2: Parallel SC resistor embedded within an ideal grounded SC network.
distinguished node is said to be active on phase k. The voltage at a distinguished node
at the end of its active phase is called the distinguished node voltage.
By definition of steady-state, every distinguished node voltage is constant from one
period to the next. Since the elementized grounded capacitor is exposed at its terminals
to constant distinguished node voltages, the situation is exactly as shown in Figure 4-1,
where the voltage labels now indicate distinguished node voltages. Therefore, the trans-
ferred charge of any particular elementized grounded capacitor terminal is well-defined
and constant. Replacing each elementized grounded capacitor with its equivalent resistive
element results in a resistive network with the same node voltages as the distinguished
node voltages in the distinguished network; the terminal currents in the resistive network
equal the terminal transferred charges per clock period.
As an example, consider a parallel SC resistor 2 connected across distinguished nodes j
and k, as shown in Figure 4-2. The charge transfers are given by (assuming pj occurs
before pk in the period)
qjk[n] = Cjk (vj [n] - vk [n - 1])
qkj[n] = C(jk (vk [7n] - vj [In]) (4.2)
That is, the charge transferred into a terminal is given by the final charge on the capacitor
less its initial charge; this initial charge is determined by the most recent voltage at the
other distinguished node3 . If the phasing situation is reversed (i.e., pj > Pk), then the
charge transfers are given by
qjk[7n] = ( [jk (V n] - Vk [7])
qkj[n] - Cij ((vk [n] - vj [n - 1]) (4.3)
As shown by Umminger [56, 57], the period dependence vanishes in steady state.
2 See page 1.4.2 for the discussion of this SC resistor.
3 Recall that the distinguished node voltage is defined for the period as the voltage appearing at that
node at the end of the clock phase on which the node is active.
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1 2 1 2
VA - 1 C2 C3 - VB
Figure 4-3: Transformation example: simple three-capacitor SC line.
Therefore, the expressions for both phase orientations become
qJk = jk (vj -vk) (4.4)
and
qkj = C3jk (Uk - vj) (4.5)
These expressions suggest an equivalence between the distinguished grounded networks
and resistive networks with the same topology such that the conductances obey
GK- Cjk (4.6)
The current through each resistor is thus given by (with the same node voltages as before)
K jk = Gjk (vj - Vk) (4.7)
4.3.1 Basic Transformation Algorithm
Before exploring some general properties of the elementized grounded capacitors in
steady-state, the algorithm for transforming an ideal grounded SC network into an ele-
mentized grounded SC network is presented. The algorithm considers each capacitor in
turn, transforming it and some of its connecting switches into an elementized grounded
capacitor (see Definition 4.1). After all of the capacitors have been transformed, the net-
work consists of elementized grounded capacitors and voltage sources, with every terminal
connected to a distinguished node.
As an example, consider the ideal grounded SC network shown in Figure 4-3; the
transformed network is shown in Figure 4-4. The main part of the transformation algo-
rithm splits a connecting switch between two capacitors (e.g., the switch connecting C,
and C2 in Figure 4-3) into two switches, each clocked on the same phase as the original
switch, and puts a distinguished node at their connection point (e.g., V, in Figure 4-4).
When all of the connecting switches associated with a particular capacitor have been
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1 2 Vx 2 1 Vy 1 2
VA C V2 B
Figure 4-4: Transformation example: simple elementized SC line.
processed, then the capacitor and its switches are grouped together into an elementized
capacitor; see, for example, C2 in Figures 4-3 and 4-4. Because voltage source nodes are
distinguished (in the sense that the node voltage is fixed), there is no need to split any
switch that connects a voltage source and a capacitor; capacitors C1 and C3 in Figures 4-3
and 4-4 are affected by this part of the algorithm.
Before and after each grounded capacitor is transformed into an elementized capacitor,
every grounded capacitor is connected only to switches. Likewise, every voltage source is
connected either to a switch or a terminal of an elementized capacitor, and every terminal
of an elementized capacitor is connected to a voltage source, a switch, or a terminal of
an elementized capacitor. Finally, every switch connects a capacitor to either another
capacitor, a voltage source, or a terminal of an elementized capacitor. Therefore, after
all of the capacitors are transformed, there can be no switches remaining in the network.
At exit from the procedure, then, only voltage sources and elementized capacitors remain
in some interconnected topology.
Algorithm 4.1 considers each capacitor in turn, and for each capacitor considers each
clock phase in turn. Suppose that the main body of the algorithm (Steps 5 through 13)
is processing phase k of capacitor Cj. If one of the phase k switches connects to a
voltage source4 then that voltage source node becomes the distinguished node for the
elementized capacitor (Steps 6 and 10). Likewise, if one of the phase k switches connects
to a distinguished node, then that node becomes the distinguished node connected to the
elementized capacitor (Steps 6, 9, and 10). Because there can be many phase k switches
connected to CJ, they may also connect to other distinguished nodes; Step 9 merges all
of these distinguished nodes into one such node. Finally, if all of the phase k switches
connect to other capacitors, then one is chosen, split, and a new distinguished node is
created. The detailed algorithm now appears.
4There cannot be more than one such switch or else there would be a closed loop of sources and
closed switches.
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Algorithm 4.1: Transforming grounded SC networks into grounded distinguished net-
works.
1. Color all capacitors green.
2. If there are no green capacitors, then exit.
3. Choose a green capacitor, and color it dark green. Color all switches connected to
it red.
4. Set k = 1.
5. If there are no red phase k switches, then go to Step 14.
6. If at least one of the red phase k switches connects to a voltage source, then
arbitrarily choose one of these switches, color it dark red, and go to Step 10.
7. If at least one of the red phase k switches connects to a distinguished node, then
arbitrarily choose one of these switches, color it dark red, and go to Step 9.
8. Otherwise, if all of the red phase k switches connect to capacitors, then arbitrarily
choose one, color it dark red, and go to Step 12.
9. For every red phase k switch connected to a distinguished node, merge the distin-
guished node with the distinguished node connected to the (lark red switch, and
remove the red switch.
10. For every red phase k switch, disconnect it from the dark green capacitor, uncolor
it, and reconnect it to the dark red switch terminal farthest from the dark green
capacitor. If the reconnected switch forms a self-loop, then remove it completely.
11. If the dark red switch is connected either to a voltage source or to a distinguished
node, then go to Step 13.
12. Since the dark red switch is connected to a green capacitor, insert another phase k
switch in parallel with the dark red switch such that the new switch connects the
dark red switch and the green capacitor. Call the connection point of the two
switches a distinguished node.
13. Re-color the dark red switch red.
14. Set k = k + 1. If k<m, then go to Step 5.
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15. Group the dark green capacitor and all the red switches together, and replace them
with an elementized grounded capacitor.
16. Go to Step 2.
Upon exit from the algorithm, there are no capacitors and no switches; only voltage
sources and elementized grounded capacitors remain. Also, by construction each dis-
tinguished node is associated with exactly one clock phase. Therefore, the equivalent
resistive network described earlier applies to the distinguished grounded network.
4.3.2 Elementized Grounded Capacitor Properties
Each elementized grounded capacitor has the same number of terminals as the number
of phases associated with the switches connected to its top plate in the original grounded
SC network; this number will be called the number of element phases, denoted as Ne. The
elementized capacitance matrix of an elementized capacitor with Ne internal switches is,
as before,
Cel -
C 0 ... .. 0 -C
-C . 0 ... 0 0
S . 00
0 ... ... 0 -C C
(4.8)
where it is assumed that the order of the terminals is the same as the order of the
associated clock phases.
Because the resistive element equivalent to the elementized grounded capacitor is
similar to Vandewalle's generalized circulators [59], these resistive elements are called
multiterminal lossy generalized circulators.
Because the distinguished nodes are constant in steady-state, the actual phase num-
bers of the elementized grounded capacitor in isolation are not important; only the rel-
ative ordering of the phases dictates the charge transfer5 . In the equivalent resistive
network, therefore, the ordering of the element terminals is critical.
5Of course, in the actual circuit one must keep track of the proper phase during which to read the
terminal voltages.
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Specific Cases
Consider some specific cases of the number of element phases. When N. = 1, the
elementized grounded capacitor consists of a capacitor connected to a distinguished node
through a single switch. In steady-state there is no charge transfer because the distin-
guished node voltage from one period to the next is constant. Such elements can safely
be removed from the SC network because they do not contribute to the charge transfer
in steady-state.
When Ne = 2, the elementized grounded capacitor acts as a two-terminal resistor (a
one-port'); its elementized grounded capacitance matrix is given by
-C C
These elements are those found in Umminger's Type I networks [56]. Note that based on
properties of the resistive equivalent, the elementized grounded capacitor is both passive
and reciprocal.
When Ne = 3, things become more interesting. The elementized capacitance matrix
is
C 0 -C
Cel = -C C 0
0 -C CJ
SC - + 0 c(4.10)
2 2 2 2
c c C c c 02 2 2 2
where, as shown, it has been split into its symmetric and antisymmetric parts. The
resistive equivalent is passive but is nonreciprocal, so it cannot be synthesized using
two-terminal resistors.
The first matrix can be realized using three resistors of conductance value - connected
in a triangle configuration, with each terminal connected to a corner of the triangle. The
second matrix is the conductance matrix of a three-port circulator, where the negative
terminal of each port is grounded.
Alternatively, the constitutive relation can be thought of as a grounded two-terminal
element. Taking the last terminal as datum, the constitutive relation is(iia CO i(4.11)
Z2 -C C V2)
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G/2
G/2 G/2
Figure 4-5: Grounded three-terminal resistive equivalent circuit for the three-terminal
elementized capacitor in steady-state.
G 12
+ -
I I(
+
V 2
Figure 4-6: Two-port gyrator.
The resistive equivalent for the grounded three-terminal elementized capacitor in steady-
state is shown in Figure 4-5; recall that the constitutive relation for the two-port gyrator
shown in Figure 4-6 with gyration constant G is given by
0
-G
VI
V2
(4.12)
General Case
When Ne > 3, the elementized capacitance matrix can be split into its symmetric
and antisymmetric parts as before.
C 0o •.. 0 -C
-C
0
... 0 O -C C
Cei
156 CHAPTER 4.
4.3. Analysis of Ideal Grounded SC Networks 1
S.. 0 c
C
2
0 C C2
2 2
C *
2
+ 0
0 22S 0 .. 0 -. 0
2 2
The first matrix corresponds to an element with a conductance of
adjacent terminals. The second matrix indicates an antireciprocal
an Ne-port circulator.
(4.13)
C connected between
element, but it is not
Remark 4.1: In fact, there is no conductance matrix representation for an Ne-port
circulator with Ne > 3 and Ne even. This fact occurs because in the construction of such
a conductance matrix, the matrix I+ S must be inverted'. The S matrix for a circulator
is written as
S O
0.. O 1
(4.14)
and the I + S matrix is then written as
1
1
I+S= 0
0
0 ... 0 1
- -0 1
(4.15)
6The conductance matrix is given by G = G(I + S)-I(I - S), assuming that the characteristic
conductance for each port is G, where S is the scattering matrix representation of a circulator.
c O
2C
C
2
0
0
C
2
57
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For Ne even, the rows of this matrix are not independent. To see this fact, realize that
the sum of the even rows equals the sum of the odd rows, specifically a row of all ones.
For an odd-port circulator, the structure of the conductance matrix is zeros on the
main diagonal, and G's and -G's in alternating fashion on the upper and lower diagonals.
For example, a five-port circulator has the conductance matrix
Gcire =
0 G -G G -G
-G 0 G -G G
G -G 0 G -G
-G G -G 0 G
G -G G -G 0
(4.16)
This structure is not the same as that of the antisymmetric part of the grounded lossy
generalized circulator.
The resistive equivalent for the antisymmetric part of the elementized grounded ca-
pacitor is a cycle of two-port gyrators with gyration constant G/2 and negative terminals
grounded. The combined resistive equivalent for the elementized grounded capacitor is
the multiterminal lossy generalized circulator, an (N, + 1)-terminal element as shown in
Figure 4-7. This resistive equivalent model also works for the cases where Ne is 2 or 3 as
well. For the k th terminal, shown in Figure 4-8, the current into the terminal is
G G G G
Zk -Uk+ + - (Vk - Vk+) - -k-1 +- (Vk - Vk-1)2 2 2 2
= C(vk - Vkl) (4.17)
This final expression is valid for k E {2, 3,..., N,}. For k= 1,
i= C(v - VNi) (4.18)
These expressions are exactly those of the elementized grounded capacitance matrix of
the elementized grounded capacitor with capacitance C/ replaced by conductance G.
4.4 Analysis of Floating SC Networks
The analysis of floating SC networks (see Definition 2.4 on page 41) is accomplished
in a manner very similar to that for the grounded SC' networks. The key element is
an elementized floating capacitor (shown in Figure 4-9), defined as a multiport element
_ 
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V2
S2·
VNe
(a) Elementized grounded capacitor
S*
(b) Resistive equivalent (grounded lossy generalized circulator).
G;/2
(c) Component equivalent.
Figure 4-7: The lossy generalized circulator (Ne + 1)-terminal element, a resistive equiv-
alent for the abstract parallel SC element.
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Vk-l
k+1
Figure 4-8: The kt h terminal of the multiterminal lossy generalized circulator.
1 k
*
Figure 4-9: Elementized floating capacitor.
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with the same constitutive matrix as the elementized grounded capacitor. The floating
SC network can be transformed into an equivalent SC network containing only voltage
sources and elementized floating capacitors; this new network is called a floating distin-
guished network. The connection points of the floating distinguished network are again
called distinguished nodes. As will be shown, all elementized floating capacitor terminals
connected to a particular distinguished node are active on the same phase; if this clock
phase is numbered k, then the distinguished node is said to be active on phase k. The
voltage at a distinguished node at the end of its active phase is called the distinguished
node voltage.
The key observation is, again, that the voltage associated with a distinguished node
for the period is that voltage present during its active phase. Because the network is
in steady-state, all distinguished node voltages are constant. The elementized floating
capacitors can therefore be replaced by their resistive equivalents, called multiport lossy
generalized circulators. These elements will be described in detail in Section 4.4.2.
4.4.1 Basic Transformation Algorithm
Transforming an ideal floating SC network into a floating distinguished network is
nearly identical to the grounded network transformation. The algorithm considers each
capacitor in turn, transforming it and some of its connecting switches into an elementized
floating capacitor. The transformation is the same as the grounded case, but is done for
both the top and bottom plates. The main difference, however, is that after both plates
have been processed, there may be distinguished node phases on one plate that have no
corresponding distinguished node phases on the other plate; this situation arises if, for
example, a capacitor has a phase 2 switch connected to its top plate but not its bottom
plate. Such extraneous switches are removed.
The same type of element connections occur as in the grounded SC network trans-
formation. Therefore, at exit from the procedure, only voltage sources and elementized
floating capacitors remain in some interconnected topology. The detailed algorithm is
now presented. Steps 5 through 15 process the top plate, while steps 18 through 27 do
the same for the bottom plate. Step 28 removes any extraneous internal switches.
Algorithm 4.2: Transforming floating SC networks to floating distinguished networks.
1. Color all capacitors green.
2. If there are no green capacitors, then exit.
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3. Choose a green capacitor, and color it dark green. Color all switches connected to
its top plate red.
4. Set k = 1.
5. If there are no red phase k switches, then go to Step 15.
6. If at least one of the red phase k switches connects to a voltage source, then
arbitrarily choose one of these switches, color it dark red and go to Step 10.
7. If at least one of the red phase k switches connects to a distinguished node, then
arbitrarily choose one of these switches, color it dark red, and go to Step 9.
8. Otherwise, if all of the switches connect to capacitor terminals, then arbitrarily
choose one, color it dark red, and go to Step 12.
9. For every red phase k switch connected to a distinguished node, merge the distin-
guished node with the distinguished node connected to the dark red switch, and
remove the red switch.
10. For every red phase k switch, disconnect it from the top plate of the dark green
capacitor, uncolor it, and reconnect it to the dark red switch terminal farthest
from the top plate of the dark green capacitor. If the reconnected switch forms a
self-loop, then remove it completely.
11. If the dark red switch is connected either to a voltage source or to a distinguished
node, then go to Step 13.
12. Since the dark red switch is connected to a terminal of a capacitor, insert another
phase k switch in parallel with the dark red switch such that the new switch con-
nects the dark red switch and the terminal of the capacitor. Call the connection
point of the two switches a distinguished node.
13. Re-color the dark red switch red.
14. Re-color all the red switches orange.
15. Set k = k + 1. If k<rm, then go to Step 5.
16. Color all switches connected to the bottom plate of the dark green capacitor red.
17. Set k = 1.
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18. If there are no red phase k switches, then go to Step 27.
19. If at least one of the red phase k switches connects to a voltage source, then
arbitrarily choose one of these switches, color it dark red, and go to Step 2:3.
20. If at least one of the red phase k switches connects to a distinguished node, then
arbitrarily choose one of these switches, color it dark red, and go to Step 22.
21. Otherwise, if all of the switches connect to capacitor terminals, then arbitrarily
choose one, color it dark red, and go to Step 25.
22. For every red phase k switch connected to a distinguished node, merge the distin-
guished node with the distinguished node connected to the dark red switch, and
remove the red switch.
23. For every red phase k switch, disconnect it from the bottom plate of the dark green
capacitor, uncolor it, and reconnect it to the dark red switch terminal farthest from
the bottom plate of the dark green capacitor. If the reconnected switch forms a
self-loop, then remove it completely.
24. If the dark red switch is connected either to a voltage source or to a distinguished
node, then go to Step 26.
25. Since the dark red switch is connected to a capacitor terminal, insert another
phase k switch in parallel with the dark red switch such that the new switch con-
nects the dark red switch and the capacitor terminal. Call the connection point of
the two switches a distinguished node.
26. Re-color the dark red switch orange, and all the red switches orange.
27. Set k = k + 1. If k<m, then go to Step 18.
28. Partition all of the orange switches into those connected to the top plate of the
dark green capacitor, and those connected to the bottom. Remove any top plate
switches that do not have a similarly-phased bottom switch. Likewise, remove any
bottom plate switches that do not have a similarly-phased top switch. Group the
dark green capacitor and all the orange switches together, and replace them with
an elementized floating capacitor; pair the terminals such that similarly phased
switches compose each port.
29. Go to Step 2.
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Upon exit from the algorithm, there are no capacitors and no switches; only voltage
sources and elementized floating capacitors remain. As before, the distinguished nodes
are associated with a single phase, and their voltage is valid only at the end of the active
portion of that phase. Therefore, the elementized floating capacitors can be treated as
resistive N-ports such that their port currents are analogous to the elementized floating
capacitor transferred charges.
4.4.2 Elementized Floating Capacitor Properties
The number of ports associated with an elementized floating capacitor is called the
number of element phases, denoted as Ne. The elementized capacitance matrix of an
elementized floating capacitor with N ports is, as before,
Cea =
C 0 . ...... 0 -C
-C 0 ...-- 0 0
0-
0
0 ....... 0 -( C
(4.19)
where the relationship is between port variables, and where it is assumed that the order
of the ports is the same as the order of the associated clock phases. In keeping with
the precedent already established here, the resistive equivalents are called multiport lossy
generalized circulators.
Because the distinguished nodes are constant in steady-state, the actual phase num-
bers of the elementized floating capacitor in isolation are not important; only the relative
ordering of the phases dictates the charge transfer 7. In the equivalent resistive network,
therefore, the ordering of the element terminals is critical.
Specific Cases
Consider some specific cases of the number of element phases. When Ne = 1, the
element consists of a capacitor connected across two distinguished nodes through two
similarly-phased switches. In steady state there is no charge transfer because the port
voltage from one period to the next is constant.
70Of course, in the actual circuit one must keep track of the proper phase during which to read the
port voltages.
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,1 1:1 2
VI 72
Figure 4-10: Two-port lossy transformer.
When N, = 2, the elementized floating capacitor acts as a two-port lossy transformer
shown in Figure 4-10; its elementized floating capacitance matrix is given by
CI C -=C (4.20)
-C C
General Case
When Ne•> 3 , things again become interesting. The resistive equivalent is passive
but is nonreciprocal. The elementized floating capacitance matrix can be split into its
symmetric and antisymmetric parts as before.
CG
C 0 ... 0 -C
-C . ". ". 0
0
0 ... 0 -C C
C -2 0 .. 0 c2 2
C 02
0
02 2 • .
0 . " . • .
2
_c 0 ... 0 - C c
+
0 L 0 --- 0 _ -2 2
(j9 - . .. . .. -.. 0
2
0 . . . . (
2
S 0 ... 0 c 0
2 2
(4.21)
2 2
2 2
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The first matrix corresponds to an Ne-port with a lossy transformer (with series conduc-
tance -) connected between adjacent ports. The second matrix indicates an antirecip-
rocal Ne-port. It is the conductance matrix of a cycle of two-port gyrators with gyration
constant G/2. The combined resistive equivalent for the abstract SC Ne-port is as shown
in Figure 4-11, called a multiport lossy generalized circulator. This resistive equivalent
also works for the case where Ne = 2 as well. The constitutive relation for the component
equivalent (shown in part (c) of Figure 4-11) is given by
Zi 2 0 v 1 (4 .2 2 )
Z2 -G -- V2
For the kt h port, shown in Figure 4-12, the current into the port is
G G G Gik 2Vk+l + k, - Vk+l) - +k-1  -(Vk - Vk-1)
= G(vk - k-1) (4.23)
This final expression is valid for k E {2,:3,..., Nel. For k = 1,
iZ = G (vi - VNe) (4.24)
These expressions are exactly those of the elementized floating capacitor with capacitance
C replaced by conductance G.
4.5 Utterly General Analysis
The most general SC network to analyze, of course, is one in which there are an
arbitrary number of capacitors, an arbitrary number of voltage sources, and an arbitrary
number of switches. Transforming a circuit in this class into an equivalent circuit in the
floating SC class solves the analysis problem, at least in principle.
The algorithm to transform the utterly general network to a floating SC network is
actually quite simple. First, the original SC network is transformed into an equivalent SC
network controlled by a uniform periodic nonoverlapping multiphase clock, as described
in (IChapter 2; let this new network be called the uniform SC network. For this uniform SC
network, draw the capacitors and sources, where every element is unconnected. For every
pair of nodes in the uniform SC network and for every phase, connect an appropriately-
phased switch from one node to the other whenever the two nodes are connected in the
uniform SC network on that phase. After all pairs of nodes and all phases have been
considered, the resulting network is a floating SC network. The capacitors and sources
have the same branch voltages and transferred charges on each phase as in the uniform
SC network.
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V2
q2
1 -4- -
(a) Elementized floating capacitor
**
(b) Resistive equivalent (floating lossy generalized circulator).
G/ 2
G/2 t
(c) Component equivalent.
Figure 4-11: The multiport lossy generalized circulator, a resistive equivalent for the
elementized floating capacitor.
VNe
1Ne
V Ne
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Vk Vb 1
Figure 4-12: The kt h port of the lossy generalized circulator.
4.6 Comparison with Existing Analysis Methods
There are several existing SC analysis methods based on equivalent circuits [12, 33,
34, 46, 58, 59]. As mentioned in Section 4.1, the essential idea in most of the existing
analysis methods is to model a time-varying SC circuit as a set of time-invariant coupled
phase-circuits. This coupling of the phase-circuits involves letting the final state of one
phase-circuit set the initial conditions of the next phase-circuit.
4.6.1 Dependent-Source Coupling
In one method, the coupling is accomplished by dependent charge sources inserted into
each of the phase-circuits [58]. This method consists of drawing each of the phase-circuits,
paralleling each capacitor with a dependent charge source, and controlling each source
with the associated capacitor's charge in the previous phase-circuit. The advantage of the
method is that the voltages can be analyzed using conventional circuit simulators where
the charge sources are replaced by current sources and the capacitors are replaced by
resistors of conductance values equal to the capacitance values. One disadvantage of the
method is that an m-phase SC circuit with N capacitors and Ns sources is transformed
to a network with N xrm capacitors, N x 7n dependent charge sources, and N, xm voltage
sources. For a SC network with constant voltage sources, the method does result in the
proper steady-state voltages, but the resulting network is mr times more complicated than
that of the method presented in this chapter. Furthermore, the complicated network does
not yield much insight into network behavior.
As an example, consider the simple two-phase SC, network shown in Figure 4-13. As
^"
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1 2 1
,1 C2 - VB
Figure 4-13: Example SC network.
G1 G2
Figure 4-14: Resistive circuit equivalent to the SC network in Figure 4-13.
presented in this chapter, the equivalent resistive circuit is shown in Figure 4-14, where
the conductance values are given as capacitance values implicitly assumed to be scaled
by the period. The equivalent circuit using the dependent-source-coupling method is
shown in Figure 4-15. Even in this simple example, it is clear that the method presented
in this chapter is far superior in terms of simplicity and insight. On the other hand,
and in fairness, the dependent-source coupling method handles the more general case of
time-varying input voltage sources; the new method is tied to the steady-state situation.
4.6.2 Link-Two-Port Coupling
In another method, the coupling is accomplished by special elements called link-
two-ports [34]; these z-domain elements couple the even and odd phases of a two-phase
simple subcircuit using the two-port shown in Figure 4-16. The link-two-ports are used
to build up four-port equivalent circuits that can be cascaded for purposes of analysis
and synthesis of SC networks. In steady-state (z = 1), this link-two-port simplifies to a
series conductance C.
The advantage of this method is that it allows for the use of traditional two-port anal-
ysis and synthesis tools in the design of SC filters. The disadvantages are that it is only
valid in the z-domain, and it applies only to two-phase clocking schemes. The introduc-
tion of link-multiports [22] generalizes this method to multiphase SC networks. As with
dependent-source coupling, this method results in a resistive network more complicated
and less insightful than the new method.
VA
VA VB
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phase 1
+
phase 2
+VAVA -
G i vx •• x G2V x
Vx
P GIVA G2 VB +
Figure 4-15: Dependent-source circuit equivalent to the SC network in Figure 4-13.
G e = C
Go = -Cz'
Figure 4-16: Link-two-port of Kurth and Moschytz.
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G1 G2
VA VB
Figure 4-17: Generalized circulator circuit equivalent to the SC network in Figure 4-13.
4.6.3 Generalized Circulator Coupling
In a third method, the coupling is accomplished in the z-domain using generalized
circulators [59]. These coupling elements are very similar to the elementized grounded
capacitors; each such element connects to one capacitor in each phase-circuit, thereby
coupling the final capacitor voltages of each phase to the initial capacitor voltages of the
next.
The z-domain constitutive relation of the generalized circulator is given by
o 0 ... ... 0 -Cz1 -
-C . 0 ... 0 0
o . . •. • •
0
0
0 ... ... 0 -C 0
(4.25)
Only the first row depends on z because the charge entering port 1 depends upon the
voltage across port 1 during the current period and the voltage across the last port during
the previous period; all other port transferred charges depend upon port voltages for the
current period. In steady-state (z = 1), the coupled capacitors can be absorbed into the
generalized circulators to form the constitutive relation of the lossy generalized circula-
tors; indeed, the presence of the diagonal elements in equation 4.8 prompted the naming
of the new resistive elements. Again, however, the method is only valid for z-domain
analysis. The notion of what steady-state implies is not addressed. Furthermore, the
initial circuit (before absorbing the capacitors) is much more complex than the equiva-
lent resistive circuit arrived at immediately with the new method. Applying the method
to the example of Figure 4-13 in steady-state results in the resistive equivalent circuit
shown in Figure 4-17, where the circle element with label Gk has a steady-state (z = 1)
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constitutive relation matrix
0 -Gk] (4.26)
-Gk 0
4.6.4 SC Macromodel Analysis
A fourth method uses macromodels of a single capacitor and its surrounding switches,
rather than the coupling elements used in the previously described methods [12, 14].
The essential idea of this method is to treat a subset of the capacitors in the circuit as
containing the state of the network. The voltage across each the remaining capacitors
can be deduced from this state by considering the connection of that capacitor during
each clock phase. The non-state capacitor along with its surrounding switches is called
a capacitor-switch macromodel. This partitioning of the capacitors into state and non-
state proper subsets results in a reduction of the state vector, and thus a decrease in
computer-aided simulation time.
This method is similar to the new method in at least one respect; the capacitor-switch
macromodels presented in [12, 14] have the same SC structure as the elementized floating
capacitors. The difference between the methods is that not all of the capacitors in [12, 14]
appear in capacitor-switch macromodels, while in steady-state each capacitor contributes
to the DC( response so they all are set up as elementized floating capacitors.
4.6.5 Umminger's Steady-State SC Networks
Umminger's work was described briefly in Section 1.6.2. It's major contribution is
in the synthesis of two-terminal linear resistive networks, but the idea of a distinguished
node in steady-state is used as the basis of SC network analysis in this chapter.
The work presented here extends Umminger's results in several ways. First, it presents
a general mapping from steady-state SC networks to equivalent resistive networks, in a
manner that reduces to two-terminal resistors (or two-port lossy transformers) in the case
where each capacitor has exactly two phases connected to each plate. This mapping can
be accomplished by inspection, and it is not necessary to restrict the network to use only
parallel SC' resistors. Second, the synthesis methods that will be presented in Chapter 5
are much more general than Umminger's two-terminal resistor synthesis. Third, the new
theory provides a basis for a more intuitive understanding of multiple-frequency networks.
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4.6.6 The New Analysis Method
The analysis method presented in this chapter is similar in some respects to the
existing methods, but different in others. These similarities result in all of the methods
providing the proper results, but the differences stem from a different perspective. The
notion of distinguished nodes in steady-state results in a single transformation to a simple
network. This notion generalizes to an arbitrary number of phases, can be accomplished
by inspection for most reasonable networks, and does not rely on z-domain techniques.
As will be shown in Chapter 6, this last difference allows for the analysis and synthesis of
a, large class of nonlinear networks. In addition, the synthesized nonlinear networks are
globally controllable in terms of the q-v constitutive relations. As a result, these networks
hold great promise for the realistic implementation of several early vision image processing
networks. Also, the concept of distinguished nodes and equivalent resistive elements in
steady-state provide the foundation for the rigorous synthesis of a large class of linear
networks that can include several types of constraint boxes, as well as the analysis of
multiple-frequency networks. The disadvantage of the new method is that it only applies
to steady-state; nothing is said about the discrete-time dynamics. As shown in Chapter 3,
different techniques are used to bound and estimate these dynamics.
4.7 Network Properties
Replacing elementized capacitors with their resistive equivalent elements to form re-
sistive networks suggests an important correspondence concerning network properties.
Let the elementized network variables be port voltages and transferred charges (in direct
correspondence to the port voltages and currents of resistive networks). There are several
consequences of this correspondence.
* Simulation of the networks can be accomplished with present-day simulators. The
KC(L equations of the steady-state SC network can be described by the equation
Cnvn = Cuvu (4.27)
where the subscripts n and u indicate distinguished node and input source quan-
tities, respectively, where the "currents" of the KCL equations are the transferred
charges per period for each element. Each elementized capacitor adds to specific
matrix elements depending upon the nodal connections; the way each element adds
into the network matrices is called the element's capacitance stamp.
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* Treating the sources as input ports of a network consisting only of elementized ca-
pacitors (called an ideal linear SC multiport or multiterminal element), the prop-
erties of the capacitance stamps of each element dictate some of the properties
of the capacitance matrix of the network. Specifically, each stamp is diagonally
dominant, positive semi-definite, nonsymmetric, has positive diagonals, and has
zero row and column sums. Because each stamp is inserted along the diagonal,
the network capacitance matrix is positive semi-definite, diagonally dominant, has
positive diagonal elements, and has zero row and column sums, but the matrix may
or may not be symmetric.
* For the specific case of two-phase SC networks, the elementized capacitor capaci-
tance stamps have all of the same properties as in the general case except that they
are symmetric. The network capacitance matrix must therefore be symmetric as
well.
* For the specific case of SC networks described by interconnections of two-terminal
elementized capacitors, the network capacitance matrix has all of the properties of
the conductance matrix of a collection of positive linear two-terminal resistors; it
has all of the properties associated with two-phase networks plus it has the sign
property of an M-matrix.
The following facts follow directly given the above observations.
Fact 4.1: An ideal linear SC multiport or multiterminal element in steady-state is pas-
sive.
Fact 4.2: An ideal linear two-phase SC multiport or multiterminal element in steady-
state is passive and reciprocal.
Fact 4.3: An ideal linear grounded two-phase SC multiport or multiterminal element in
steady-state has all of the properties of networks of positive linear two-terminal resistors
(e.g., passivity, reciprocity, obeys the no-gain theorem for voltages, etc.).
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Figure 4-18: Example of multiple-frequency SC network.
4.8 Analysis of Multiple-Frequency Networks
This section applies the new analysis method to multiple-frequency networks in vari-
ous contexts.
4.8.1 Demystifying Umminger's Examples
One of Uminminger's examples [57, Figure 2] is redrawn here as Figure 4-18. The goal
of the circuit is to synthesize two resistors in series, with one resistance value scaled
relative to the other through the use of different switching frequencies8 . For the case
r = 2, the naively anticipated resistance values are
R = (4.28)f C
1 1
R2 - (4.29.)
2 fC2
due to the hope that clocking a parallel SC resistor at twice the original frequency
results in twice the conductance, even in the midst of a SC network. Umminger analyzed
this SC network, assuming the resistive equivalent is two resistors in series, using the
interpreta.tion that the valid voltage between the two series resistors would be the voltage
appearing across (C2 during the last 02 pulse of the period. This interpretation predicts
8 Recall that the conductance of the parallel SC resistor, G = fC, is proportional to the capacitance
and the switching frequency.
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Figure 4-19: Resistive circuit equivalent to the SC network shown in Figure 4-18 for
r = 2.
the two resistor values to be
R = (4.30)
JC 11 1
S 2 f17 (4.31)
In these expressions, the effective resistances are indeed affected by the switching ratio
r : 1, but in a more complicated way; for r = 2 and equal capacitances, the resistor ratio
R1 : R 2 is 3 : 1 instead of 2 : 1 as naively predicted by equations 4.28 and 4.29.
That there are problems with this style of interpretation is hinted at in other examples
analyzed by Umminger [56]. The resistance values for three multiple-frequency parallel
SC resistors in series are shown to depend strongly upon network topology in a seemingly
unpredictable manner.
Using the general steady-state SC analysis techniques presented in Section 4.3, the
actual equivalent resistive network is shown in Figure 4-19. The network does not behave
as two series resistors because in truth it is not; the equivalent network actually consists
of two multiterminal lossy generalized circulators, which are nonreciprocal multiterminal
linear resistors. For a full understanding, multiple-frequency networks must be analyzed
using the multiport and multiterminal lossy generalized circulators.
4.8.2 Terminal Patterns in Multiple-Frequency Networks
Another issue relating to multiple-frequency SC networks is illustrated in Figure 4-20.
The two SC circuits at the left-hand side are simple parallel SC resistors; the bottom
circuit is switched at r times the top circuit. The steady-state resistive equivalents are
shown at the right-hand side. For the multiple-frequency circuit (illustrated for r = 2),
the terminals are connected in an every-other fashion. This arrangement is characteristic
of multiple-frequency resistive equivalents, and the terminal arrangement shown for the
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Figure 4-20: Two parallel SC resistors switched at different rates.
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000
Figure 4-21: One-sided resistive line.
C2 element in Figure 4-19 is reminiscent of this every-other idea. The difference here is
that while the top and bottom terminals of C2 are connected together in Figure 4-19,
the left and right terminals are not; instead, they connect to the same element, but on
different phases. Though this arrangement suggests a scaled conductance, it is not a
simple two-terminal element.
4.8.3 Analysis of the One-Sided SC Line
Another relevant issue is to describe the space constant of a certain class of multiple-
frequency SC lines. Changing the switching ratio allows for control of this space constant;
this control is analogous to changing the conductance ratio in a resistive line [44].
For the one-sided resistive line, shown in Figure 4-21, the response at each node is
given by
Vk = Vopk (4.32)
where
1 i 1
p1+ 2 L Ld +4L (4.33)
and
Ld =
F C,'v
Given these expressions, and considering k for now
the line where the voltage falls to Vo/e is at
1
ke - og(p)
log(p)
to be continuous, the position along
(4.35)
For Ld > 2, the percentage difference between k, and Ld (relative to Ld) is less than 1%;
for Ld > 5, it is less than 0.2%. Because the interest is in space constants greater than
(4.34)
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r pulses
Figure 4-22: One-sided multiple-frequency SC line.
I or 2, the simple expression for ke adequately approximates the space constant Ld. As
well, the simple expression is better in terms of design understanding.
Imnplementation of the resistive line using multiple-frequency SC lines invites the hope
for some control of the space constant. A modification of Umminger's Type V network
[56] is shown in Figure 4-22; the clocking notation is kept the same as in Ulmminger's
work, and the second clock is labeled with phase 2r to emphasize that it is the last phase
of the period. The modification does not change the behavior significantly, but provides a
more uniform situation; in the modified network in steady-state, each vertical capacitor
Cv is discharged prior to its first connection in the period to the network nodes V1 k.
The resistive equivalent network for the multiple-frequency one-sided SC line is shown
in Figure 4-23. Because the generalized circulator notation can lead to a rat's nest of
interconnections, they are shown in rectangular form; each box represents an elementized
grounded capacitor, and the phases are shown inside each box.
The space constant of a resistive line is the square root of the ratio of the two con-
ductances, and the hope here is to make the horizontal conductance m times that of the
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Figure 4-23: One-sided multiple-frequency SC' line resistive equivalent.
vertical conductance. The desired SC line space constant, then, is
Ld,sC = M- H (4.36)
Cv
To arrive at the space constant through analysis, first let the set of voltages at each
multiple-frequency node be represented as a vector vk. The charge conservation equations
are written as
AeVk = Be(Vk- + Vk+1) (4.37)
AoVk = Bo(vk-1 +Vk+l) (4.38)
for even and odd nodes, respectively, where
vo= [Vo Vo  ... Vo (4.39)
and, for the modified SC line,
Ae = A0 =
Be
2C(H + Cv
-Cv
0
0
CH
0
0
0 ... ... 0
0
*..0 -Cv 2CH + Cv
(4.40)
0
(4.41)0
0 CH
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Bo =
0 ... ... 0 CH
CH '. 0 O
o ·. o .
0
0 ... 0 CY 0
(4.42)
Guessing the even and odd solutions as
vk = aepk (4.43)
vk = aopk (4.44)
leads to
Aaep = Beao(1 +p 2) (4.45)
Aoaop = Boae(l + p2) (4.46)
Combining these two expressions yields
(AoBe-Aep 2 - Bo(1 + p2)2)a, = 0 (4.47)
implying, for a nontrivial solution for a,, the matrix expression must be singular. Writing
this matrix expression as
AoB-'Aep 2 - B o( l + 2 2 = 2Bo(B 1AoB 1A  + p )21) (4.48)
= p2Bo(A - AI) (4.49)
reveals it to be reducible to an eigenvalue problem, where
A = BoAoBB e 'A, (4.50)
A = 1P+ )2  (4.51)
This reduction yields a substantial improvement in computational complexity over the
method of calculating the symbolic determinant of the matrix expression in Equation 4.4-7
and solving for the roots p [56].
There appears to be no closed-form solution for the important eigenvalue (i.e., the
one with the largest magnitude less than unity). The dominant eigenvalue (Edom) and
the calculated space constant (Ld) are shown versus the switching ratio in Figures 4-24
and 4-25. A log-log plot of the space constant versus switching ratio is shown in Fig-
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Edom for Semi-infinite SC Line
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Switching Ratio m
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Figure 4-24: The dominant eigenvalue (Edom) of the SC line.
Ld for Semi-Infinite SC Line
Switching Ratio m
Figure 4-25: The space constant (Ld) of the SC line.
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LoglO(Ld) for Semi-Infinite SC Line
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LoglO(Switching Ratio m)
Figure 4-26: Log-log plot of the space constant (Ld) of the SC line.
ure 4-26. The asymptotic expression for large switching ratios is measured as
Ld = (0.84965234)V/ (4.52)
and the percent deviation of the calculated space constant from this simple expression is
shown in Figure 4-27. The space constant depends upon the square root of the switching
ratio, but with a constant coefficient; the dependence of this coefficient on capacitor ratio
was not investigated.
4.8.4 Analysis of the Finite Two-sided SC Line
The final issue presented here concerning multiple-frequency SC networks is the use
of element stamps for simulating the SC implementation of the two-sided resistive line
shown in Figure 4-28. The simulation uses a direct method for finding the steady-state
node voltages of the SC( implementation with resistive equivalent shown in Figure 4-29.
In an alternative configuration, the vertical capacitors Cv may be switched only twice (as
opposed to 1 + l times as in Figure 4-29), on the first and last phases. This alternative
switching method, called Scheme 1 in the simulations to follow, results in a two-terminal
resistor between the input source and the lowest (phase 1) connection between the hori-
zontal capacitors CH; the switching method shown in Figure 4-29 is called Scheme 2 in
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Percent Deviation from Design Expression
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Figure 4-27: Percent deviation from the design equation (Equation 4.52).
K3 V2 Vo , V2 K,
000
Figure 4-28: Two-sided resistive line.
Cu C, Cu Cu Cu
I volt
Figure 4-29: Two-sided multiple-frequency SC line resistive equivalent.
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Actual Ideal SC Line, m=1, Scheme 1
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Figure 4-30: SC line, 25 sections, rn = 1, scheme 1.
the following simulations. Note that for m = 1 both schemes reduce to the same resistive
network.
The network conductance matrices were loaded using the proper stamps for each
resistive element (see Section 4.7 for more details), and the node voltages were found
using a single matrix inversion. Figures 4-30 through 4-34 show the results of several
simulations of a 25-input line with an impulse at the center; the switching ratios are 1, 4,
and 16, both switching methods are used (Schemes 1 and 2), and the node potentials at
several intermediate points in the period are shown. Figures 4-30, 4-31, and 4-32 show
the simulation results for m = 1, 7n = 4, and m = 16 for the Scheme 1 switching method,
while Figures 4-33 and 4-34 show the same data for m = 4 and m = 16 under Scheme 2.
The different modes are the mn times during the period that the odd phases are active;
the odd-phase voltages for each node are shown for four different modes for the mn = 4
and m = 16 figures in solid lines. Higher mode numbers correspond to patterns with
lower central heights; as the mode number increases, the voltage pattern spreads out in
space as in a diffusion process. The two switching methods are nearly the same, but
Scheme 2 plots are higher in the center and less spread out than Scheme 1 plots due to
the tendency to restore the CH voltages through the multiple-switching of COv.
The dashed lines in the m = 4 and m = 16 figures indicate the response of a 7• = 1
line with the capacitance ratio scaled by the original m. For the m7 = 4 figures, the
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Actual Ideal SC Line, m=4, all modes, Scheme 1
Node
Figure 4-31: SC line, 25 sections, m = 4, scheme 1.
Actual Ideal SC Line, m=16, modes 1,4,10,16, Scheme 1
0 5 10 15 20 25
Node
Figure 4-32: SC line, 25 sections, m = 16, scheme 1.
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Actual Ideal SC Line, m=4, all modes, Scheme 2
Node
Figure 4-33: SC line, 25 sections, m = 4, scheme 2.
Actual Ideal SC Line, m=16, modes 1,4,10,16, Scheme 2
0 5 10 15 2o 25
Node
Figure 4-34: SC line, 25 sections, m = 16, scheme 1.
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scaled-ratio response corresponds most closely to the mode 2 response, while for the
m = 16 figures, it corresponds most closely to the mode 4 response.
4.9 Summary
This chapter presented the general analysis of ideal SC networks in steady-state.
This analysis method differs from existing methods in that it is tailored for steady-
state conditions. In addition to providing a format for analyzing multiple-frequency SC
networks, the method provides for a synthesis procedure based on drop-in replacements,
as shown in the next chapter. Also, as will be discussed in Chapter 6, the method extends
to certain classes of nonlinear SC networks.
5Synthesis of Passive Linear
Steady-State SC Networks
The pivotal issue in implementing cost functions is that of synthesis, i.e., designing
a passive switched-capacitor (SC) network that realizes, in steady state, a particular
resistive network. The cost function approach to algorithm implementation results in a
network of reciprocal resistive elements. As such, the synthesis theory presented in this
chapter focuses on resistive networks described in terms of the interconnection of simple
linear resistive multiterminal elements and multiports, rather than as one large R or G
matrix with voltage sources at the terminals or ports. An additional focus is to include
certain classes of linear resistive constraint boxes as well as other resistive subcircuits in
the set of resistive elements comprising the network.
5.1 An Overview of the Synthesis Procedure
The ideas from the analysis method described in Chapter 4 suggest the reverse engi-
neering approach to synthesis; the allowed elements in the resistive network are the lossy
generalized circulators (LGCs) first described in Section 4.3.2 beginning on page 154.
As will be shown, strict replacement with elementized capacitors (see Section 4.2 on
page 148) is not enough to guarantee proper SC network synthesis; in addition, clock
phases must be assigned to each of the resistive network nodes consistent with the direc-
tion of the LGC, arrow. That is, the direction of the LGC arrow must be in the direction
of increasing clock phase numbers. Once clock phases are assigned, direct replacement
of the resistive elements with their SC counterparts realizes the resistive network; by
construction, every solution of the resistive network is also a solution of the SC' network,
and every constant-input steady-state solution of the SC network is necessarily a solution
189
CHAPTER 5. Synthesis of Passive Linear Steady-State SC Networks
1 2 2 1
1 2 1
Figure 5-1: Coalescing two same-phase switches in the transformation to a practical
realization.
of the resistive network.
The remaining step in synthesizing the SC network is concerned with the practical
implementation issues; switches are combined, eliminated, or sometimes added in order
to reduce their number as well as to address symmetric charge redistribution issues. For
example, with two parallel SC resistors in series, the two connected same-phase switches
can be coalesced into a single switch, as shown in Figure 5-1. Also, a switch may be added
at some locations in order to make the network symmetric, so as to balance parasitic
capacitances associated with real MOSFET-based switches, as shown in Figure 5-2; in
the bottom of this figure, all of the capacitors are presented with the same network
structure, so any charge redistribution due to clock feedthrough or channel charge affects
them all equally. Note that when these transformations are accomplished, there is no
longer a unique placement for the distinguished node. Instead, the distinguished node
becomes associated with the switch's potential when it is active.
The entire procedure is summed up in Algorithm 5.1.
Algorithm 5.1: General Synthesis Procedure
1. Construct a network of linear resistive elements.
2. Describe (or realize) each element as the interconnection of LGCs.
3. Assign clock phases consistent with the direction of the LGC arrows.
4. Transform the network to a practical realization.
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Figure 5-2: Adding another switch can balance parasitic capacitances associated with real
MOSFET-based switches in the transformation to a practical realization. Each capacitor
in the bottom circuit is presented with the same network structure as the others.
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Rather than deal with each step of the algorithm in turn, the second and third steps
will be examined together for a number of increasingly general network classes. The
first step is assumed to be completed; it falls within the realm of, for example, image
processing algorithm conversion from algorithm to cost function minimization to resistive
network design. The final step, the practical realization, will be discussed in more detail
in Chapter 7. More information on some of the practical realization techniques for SC
circuits can be found in [2] and [21], as well as the references therein.
5.2 Synthesis Classes
Major classes of synthesizable networks can be identified. These classes range from
the simplest networks of two-terminal resistors to the most general class including mul-
titerminal and multiport LGCs.
5.2.1 Two-Terminal Resistor Networks
The simplest class of networks are those comprised of two-terminal positive linear
resistors, such that there are no resistor self-loops'. Clock phases can always be pre-
scribed; Umminger indicated that the nodes can be numbered from 1 through N, and
then assigned the clock phases according to their node number [57]. Umminger also
stated that although the total number of clock phases for such a general network of N
nodes is bounded by N, if the network graph is planar, then the maximum number of
phases necessary is four [57].
5.2.2 Two-Port Lossy Transformer Networks
The second class to consider is the set of networks comprised of interconnections
of appropriate two-ports (i.e., lossy transformers), shown in Figure 4-10 on page 165.
Because a two-terminal resistor is a lossy transformer with grounded ports, this class is a
superset of the simplest class. While all two-terminal resistor networks can be properly
phased, this more general class introduces certain phasing problems, as illustrated in
Figure 5-3. The upper element C, must have different clock phases on each port, but
the lower element constrains these clock phases to be the same, because both terminals
of any port must be clocked on the same phase. These opposing constraints introduce a
1This restriction of no self-loops is not a practical restriction, since any two-terminal linear resistor
in a self-loop can be removed from the network with no impact on the network solution.
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j k
Figure 5-3: Illustration of synthesis problems involving two-ports.
contradiction, and any network containing structures similar to that shown in Figure 5-3
cannot be implemented in the straightforward manner.
Restricted Two-Port Lossy Transformer Networks
One approach to this phase-assignment difficulty is to restrict the class of networks so
as not to allow these contradictory constraints. Specifically, the synthesizable networks
are those networks such that clock phases can be meaningfully prescribed (i.e., the net-
work can be properly phased). The practical concept is that there must be no way to get
from one side of a lossy transformer to the other side of that transformer, when all trans-
former ports are replaced by short circuits; such a path can be called a constant-phase
path. This idea follows because a wire must have the same phase everywhere on it, and
ports must have the same phase on both terminals. The following algorithm can be used
to prove that a two-port network with no constant-phase paths can be properly-phased;
let two nodes be called connected when a path consisting of wires and ports (treated as
short-circuits) exists between the two nodes.
Algorithm 5.2: Consider an arbitrary two-port network that has no constant-phase
paths.
1. Set k = 1.
ýj Ok
~ýC
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Figure 5-4: Same-phase lossy transformer.
2. Choose any unlabeled node, and label it with phase k.
:3. Label all nodes connected to this chosen node with phase k.
4. If no nodes remain unlabeled, then terminate.
5. Set k = k + 1, and go to Step 2.
This procedure must eventually terminate because at least one node is labeled at every
pass, and there are a finite number of nodes. Because all nodes connected to the chosen
node are labeled at every pass, no nodes are relabeled. Because there are no constant-
phase paths, no two-ports are labeled with the same phase on both ports. Finally, because
every positive port terminal is connected to the corresponding negative port terminal,
both terminals of every port have the same clock phase.
Same-Phase Synthesis
Another approach to the difficulty demonstrated in Figure 5-3 is to change the internal
structure of the two-port SC lossy transformers. One such new structure is a cascade
of two lossy transformer equivalents; Figure 5-4 shows such an arrangement. The outer
ports are both clocked on the same phase (in this case, phase 1), and the inner connected
ports are clocked on a different phase (in this case, phase 2). Using these elements
always allows for direct replacement of the resistive lossy two-port elements with their
SC implementations since all distinguished nodes are clocked on the same phase. This
idea of same-phase synthesis extends to the implementation of networks of two-terminal
resistors as well, where a cascade of two parallel SC resistors is shown in Figure 5-5.
One possibly major benefit of the same-phase synthesis approach is that every such
network can be implemented using two phases only, rather than N as in [57]; the original
distinguished nodes are clocked on phase 1, and the inner connected nodes are clocked
on phase 2. This reduction in clock phases translates to a simpler IC implementation,
since the clock generation is simpler and the clock routing can take less area. The
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Figure 5-5: Same-phase parallel SC resistor.
i2
V,
Figure 5-6: A simple resistive network involving multiterminal lossy generalized circula-
tors.
disadvantage of this reduction is that the transformers and two-terminal resistors double
in size. An additional advantage of this same-phase concept is that all distinguished
nodes are available on the same phase. If the network is used to feed a continuous
time processor, then operations can be performed without storing values, since all node
voltages are simultaneously available.
5.2.3 Multiterminal Lossy Generalized Circulator Networks
The next class of networks, those comprised of multiterminal lossy generalized cir-
culators (LGCs, discussed in Section 4.3.2), generalizes the simplest class; two-terminal
resistors are the simplest multiterminal LGC. The major complication introduced by this
generalization is assigning clock phases; because the elements have an associated direc-
tion, the phase-assiglment problem is nontrivial. In fact, there is no known guaranteed
procedure given the basic elements.
As an example of synthesis of networks in this class, consider the circuit shown in
Figure 5-6. For this circuit, the currents are
G1G2 (G 1 + G 2)
Gi + Gl-2 G2
G1 G2
Z2= GU+GlG 2 GV1 (5.2)
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Figure 5-7: A properly-phased solution to a resistive network involving more general
elements.
V1
Figure 5-8: A resistive network that cannot be properly phased.
S G 1G23= + 2 2 v (5.3)G -+ GjG 2  G2
and the voltages are
GC2
V 2  2 V1 (5.4)
G + G 2 0G 2
V-3 = 1 G 2  V1 (5.5)
The apparent problem with the SC implementation is the order of sampling the two
connecting nodes; naively, the G,1 element samples V:3 before v2 , while the G2 element
samples v2 before v3 (note the opposing directions of the elements' arrows). One solution
to this problem is to skip a phase for one of the elements, as shown in Figure 5-7; the
numbers at each node indicate the clock phases assigned. These phases are consistent
with the ordering imposed by all elements - the phase numbers increase in the direction
of the arrows.
Not all such networks can be synthesized, however. For the network shown in Fig-
ure 5-8, there is no phasing that can satisfy the ordering constraints of both elements
simultaneously. If there were such a proper phasing, then one of the three connections
between the two elements would be the smallest numbered phase of the three. This phase
imposes an ordering for the other two connections based on one of the elements, but this
ordering is always in direct contradiction to that imposed by the other element. For
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example, suppose that the lowest connection has the smallest-numbered phase. Then
the G, element dictates that the middle connection phase is smaller than the highest
connection phase. The G2 element, on the other hand, dictates that higher connection
phase is smaller than that of the middle connection. Therefore, there is no possible
proper phasing of the circuit as it is given.
Another synthesis possibility is to replace the resistive LGC by a collection of mul-
titerminal and multiport LGCs. As demonstrated by the same-phase lossy transformer,
this approach is quite useful in the proper context, but it is not known whether or not it
can be successfully applied to, for example, the network in Figure 5-8.
5.2.4 Multiport Lossy Generalized Circulator Networks
The most general basic network synthesis class is the set of networks consisting of
interconnections of multiport LGCs, first discussed in Section 4.4.2 on page 164. These
elements generalize both the lossy transformers and the multiterminal LGCs. The same
phase-assignment restrictions applying to networks of multiterminal LGCs apply to the
multiport LGC networks as well. In addition, there may be added problems due to
constant-phase paths as seen with the two-port lossy transformers. As in the case of
multiterminal LGCs, it is not known whether or not the same-phase synthesis idea applies
to the multiport LGC.
5.2.5 Constraint Box Networks
An important conceptual idea in the implementation of image processing networks is
that of constraint boxes. These circuits have no specified input or output. Rather, the box
imposes a constraint upon the the terminal voltages in the form of a penalty whenever
the constraint is not satisfied, and generates terminal currents in an effort to ease the
penalty. This section provides the mathematical and circuit-theoretic underpinnings, as
well as the SC implementations of some useful constraint boxes. These boxes can be
included in all of the previous classes of networks, with the same restriction concerning
proper phase assignment to the box terminals.
Mathematical Formulation
Constraint boxes are defined as imposing a penalty associated with the co-content of
the resistive element. Specifically, if the constraint can be written
F(v=,..., v,) = 0 (5.6)
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then the current generated at terminal k is
OFik = F (5.7)
where F is a constraint on a (n + 1)-terminal or n-port element, Vk is the voltage at
terminal k with respect to the datum, and ik is the inward-directed current at terminal
k. Note that F has units of square root power. Also, the constraint box is a reciprocal
resistive element, the co-content of which is given by
G(v)= F2(v) (5.8)2
Therefore, the terminal currents are given by
i(v) = VG(v)= : (5.9)
F aF
avn
A variety of elements can be thought of as constraint boxes, including linear two-
terminal resistors. Taking F as
F =V 1 V 2  (5.10)
yields
V 1 - V 2Zi R (5.11)
i2 i _ (5.12)
The subtractor box used in the coupled depth and slope network imposes the constraint
v:3 = v2 - v1, and F is taken as
F = /(v 2 - v1 - v3) (5.13)
with terminal currents
i, = -g(v 2 - 01 -- 3 ) (5.14)
i2 = g(v 2 -v - v3) (5.15)
i3 = -g(v 2 -vl - v3) (5.16)
When F is linear, then the constraint box is linear.
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Figure 5-9: A lossy 3:4 transformer made from 12 lossy 1:1 transformers. Each box
represents a single lossy 1:1 transformer with the element ports on opposite sides of the
box.
Synthesis of Some Useful Constraint Boxes
Several useful constraint boxes are special cases of the basic resistive LGC elements
already considered. These boxes are described in the following incomplete list.
* Node Equalizer Boxes are the obvious first example. The constraint is written as
F • - V 2
v,'rR (5.17)
and they are simply two-terminal resistors (two-terminal LGCs).
* Port Equalizer Boxes are the port extension of the node equalizer boxes. The
constraint is written in the same way as for the node equalizer boxes, except that
the variables represent port quantities. They are realized by lossy 1:1 transformers.
* Ratioed Equalizer Boxes, invented by Knight [31], generalize the port equalizer
boxes. The constraint is written as
F:
rn 1 R
(5.18)
and they synthesize lossy n1:n172 transformers, where nz and na are integers; they
consist of n17 2 lossy 1:1 transformers. As an example, Figure 5-9 shows a 3:4 lossy
transformer made from 12 1:1 lossy transformers. Each such combination trans-
former can be synthesized either using same-phase ideas (with two capacitors per
1:1 transformer) or regular phasing ideas (with one capacitor per 1:1 transformer).
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1 2 1
V2 -- V 3
1 2.
Figure 5-10: The same-phase SC implementation of a subtractor constraint box.
1 2
V 1 ' V 3
2
V2
Figure 5-11: One SC implementation of an adder constraint box.
* Subtractor Constraint Boxes are port equalizer boxes with one port grounded. Their
constraint is written as
Sv3 - (V2 - 1) (519))F= (5.19)
where the grounded port has the voltage v3 across it, and vl and v2 are the positive
and negative terminal voltages at the ungrounded port. These constraint boxes are
used in the coupled depth and slope network; a same-phase SC implementation is
shown in Figure 5-10. Another implementation is a two-port LGC with one port
grounded.
* Adder Constraint Boxes are similar to the subtractor constraint boxes; their con-
straint is written as
-
v 3 
-
( V 2 + V1)
F - v (5.20)1KZ
One SC implementation is shown in Figure 5-11 [4].
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G
±+
G vx
Figure 5-12: Resistive lossy buffer subcircuit.
1 2
C 3
1 i 2
Figure 5-13: SC implementation of the lossy buffer subcircuit.
* Unit Constraint Boxes have the constraint
F = avl + a22 + ... + akvk
F= (5.21)
where the ai = ±1 for all i. One implementation consists of k equal-valued capac-
itors. On phase 1, capacitor Ci is charged to vi for all i. On phase 2, all of the
capacitors are connected together into a single large loop, where each capacitor is
oriented according to its ai coefficient. The adder and subtractor constraint boxes
are special cases of the unit constraint boxes.
5.3 Synthesis of Selected Nonreciprocal Subcircuits
In addition to the general synthesis procedures introduced in this chapter, there are
a number of possibly useful nonreciprocal resistive subcircuits. These subcircuits would
not be used within the context of resistive networks for cost finction minimization,
since that correspondence depends upon reciprocal elements for co-content minimization.
The theory, however, is broader in the sense that as long as the SC network settles
into a constant-input steady-state situation, it is equivalent to some resistive network.
Therefore, implementing a resistive network involving nonreciprocal elements still falls
within the context of Algorithm 5.1 (presented on page 190).
One potentially usefull nonreciprocal subcircuit is the lossy buffer shown in Fig-
ure 5-12. The SC implementation, which is very similar to the lossy 1:1 transformer,
is shown in Figure 5-13 [31]. This idea can be generalized to the lossy amplifier, shown
in Figure 5-14. The SC' implementation of the lossy amplifier is identical to the pattern
indicated in Figure 5-9, with the 1:1 lossy transformer boxes replaced by the lossy buffers.
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ni G
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n2G x n2G vx vx
nl, ni
Figure 5-14: Resistive lossy amplifier subcircuit.
G
G G
Figure 5-15: Resistive lossy gyrator subcircuit.
Another nonreciprocal subcircuit is the lossy gyrator, shown in Figure 5-15; its SC(
implementation, invented by Knight [31], is shown in Figure 5-16. If this SC network
is connected to voltage sources, then the resistive equivalent circuit reduces to the lossy
gyrator. If embedded in a SC' network, it implements a four-port LGC; in general, the
first and third port voltages will not be the same magnitude, nor will the second and
fourth, so the transferred charge will obey a constitutive relation different from that of
the lossy gyrator.
5.4 A Synthesis Example
As an example of the synthesis of an image processing network that maps well to
SC implementation, consider Harris' coupled depth and slope network [15, 17] shown
in Figure 5-17. This network combines two types of surface information, namely depth
estimates and slope estimates, into a dense and smooth depth map; the estimates are
1 2
Figure 5-16: SC' implementation of the lossy gyrator subcircuit (G = 20).
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rk-1 rk rk+1
Vk-1 Vk Vk+1 Vk+2
Figure 5-17: The one-dimensional continuous-time coupled depth and slope network.
assumed to come from different early vision modules, and in the general case can be sparse
and noisy. As described in Section 1.2.2, the network performs an intuitive coupling of
the noisy one-dimensional depth (v) and slope (r) data. The g9-g 2 network forms a 1-
D resistive line that performs a smoothing function on the depth input v resulting in
u, while the g4-g5 resistive line smooths the slope data r resulting in p. The circles in
Figure 5-17 represent subtractor constraint boxes; they couple the smoothed depth and
slope values by dissipating a power proportional to the difference between the sampled
derivative of the smoothed depth (Au) and the smoothed slope (p).
A straightforward implementation of the network according to the theory presented
here is shown in Figures 5-18 and 5-19; Figure 5-18 shows the (reciprocal) elementized
model with the numbers at the nodes indicating phases, while Figure 5-19 is one SC
implementation. The vertical resistors gl and g5 become simple parallel SC resistors,
while the horizontal resistors g2 and g4 each become two parallel SC resistors in series.
rThis doubling is necessary because the subtractor constraint boxes, implemented with C:3,
must sample the smoothed depth derivative simultaneously. This sampling requirement
demands, for the kth constraint box, that the connections to uk and uk+1 be active on
the same phase. The resistor g2, then, is split into two series resistors where the middle
connection is active on phase 2. A similar idea holds for g4.
The major problem with this implementation from a pragmatic standpoint is that,
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r k-l
Vk-l Vk+l
Figure 5-18: The exact SC elementized network implementation of the one-dimensional
coupled depth and slope network.
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r k-i
Cs
,;ýd
1 2 1 2 1 2 1
T-2C4
2
C
1 I
72C 2 72C2
C,
Vk-I Vk+l
Figure 5-19: The exact SC implementation of the one-dimensional coupled depth and
slope network.
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r k- r k
It
vk-1 Vk Vk+1
Figure 5-20: An intermediate step in transforming the network of Figure 5-20 to one
allowing dynamic tailoring of the relative resistance values.
while it is desirable to dynamically change the relative resistance values in order to tailor
the network's response to various images, the exact implementation does not allow for
this tailoring. To transform this SC network into one that does allow control of the
relative resistance values, first renumber the phases (to increase the clocking flexibility),
relabel the capacitances (to indicate their function), and let the subtractor constraint
box be implemented using a same-phase structure as shown in Figure 5-20; the phase 4
switches are divided into two groups (associated with the depth and slope lines) to allow
for even more flexibility.
The phase numbers in Figure 5-20 are intended to be labels rather than indicate their
actual ordering; to obtain the exact network, for example, the phase 1, 3, 4d, 4s, 6, and 8
switches are closed and opened, followed by the phase 2, 3b, 5, 7, and 8b switches being
opened and closed. The depth and slope input (or fidelity) parallel SC' resistor structures
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r k-I
207
P k-i rk Pk
Csf
7
r
U k-I Vk- Uk Vk Uk+J
Figure 5-21: A more flexible SC implementation
and slope network.
Vk+1
of the one-dimensional coupled depth
have capacitors labeled (df and Cf, respectively. Each CdL and CdR left/right pair
of capacitors joined by phase 1 switches represents a depth node; these capacitors also
implement the horizontal depth-smoothing conductance. Similarly, each C0 L and C7,.
left/right pair of capacitors joined by phase 6 switches represents a slope node. The
subtractor constraint box is implemented using a same-phase structure, with capacitors
labeled C(scb.
Interpreting the CdL and CdR pair as representing a depth node leads to a practical
SC circuit as shown in Figure 5-21. Consider first the distinguished node uk in the depth
smoothing subcircuit of Figure 5-19. In a practical implementation, one of the three
switches connected to this node would be replaced by a short-circuit; let this selected
switch be the one to the right. The parallel SC resistor from the depth data input, then,
Cs
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connects to the right-hand depth-smoothing capacitor CdR. To balance the parasitic
capacitances introduced by real MOSFET-based switches, the depth output data is read
from the left-hand depth-smoothing capacitor CdL; both of the depth capacitors are
connected to the same number of switches. For the distinguished node pk in the slope
smoothing subcircuit, replace the right-hand switch with a short-circuit, and reconnect
the slope fidelity parallel SCI resistor to the left side of the left-hand phase 6 switch at
CsL. The slope output data are read from the CR capacitors. Note that the two slope
capacitors CL and CsR have a different number of switches connected to them; in an
actual VLSI implementation, a dummy switch that never closes would be added to the
C(L node.
This new network is more general in the sense of available and alterable clocking
strategies; it allows for some control of switching ratios. The number of different clocks
increases from 2 to 10, with an additional clock (09) used to observe the smoothed depth
(u) and slope (p) values, but it can be configured in a variety of ways. For example, the
effective conductance of the subtractor constraint boxes with respect to the gl and g2
conductances can be increased by clocking phases 4 and 5 a number of times between
successive clockings of phases 1 and 2. By varying the relative clocking rates of the
different elements, their conductance ratios can be similarly altered.
5.5 Synthesis, Analysis, and Reciprocity
In the context of cost function minimization, one requires reciprocal resistive elements
so that the mapping can be made between the resistive network and the cost function.
Without reciprocity, the co-content argument breaks down, and the minimization can no
longer be proved along those lines. As shown in Section 2.5, SC networks implementing
some nonreciprocal networks are long-term stable, but it is unknown whether or not they
embody a minimization principle.
As shown in Sections 4.8 and 5.4, multiple-frequency clocking arises naturally when
attempting to control conductance ratios. This new clocking method, however, intro-
duces nonreciprocal elements into the equivalent resistive network. From the results of
Section 2.5.3, the network of Figure 5-21 achieves steady-state (it defines a contraction
mapping), but it is not known whether or not there is a cost function that it minimizes.
If there is, it is not the cost function for which the network was designed. Nevertheless,
simulations indicate that the network performs the smoothing and coupling operation
expected. This operation along expected lines is probably due to the every-other connec-
tion (introduced in Section 4.8) that is part of the more flexible SC coupled depth and
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1 2,4,...,2m 3,5,...,2m+1 1
Figure 5-22: Controllable reciprocal same-phase SC resistor.
Figure 5-22: Controllable reciprocal same-phase SC resistor.
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Effective Conductance versus Switching Ratio for various C1/C2
LoglO(Switching Ratio m)
Figure 5-23: Log-log plot of controllable SC resistor characteristics.
slope network implementation.
One approach to this nonreciprocity problem is through the use of same-phase struc-
tures. One possible controllable resistor implementation is shown in Figure 5-22. The
larger capacitors CI( sample the SC/ resistor terminals on phase 1, and the rest of the pe-
riod is spent transferring charge from one (71 to the other. A log-log plot of the effective
conductance versus switching ratio m is shown in Figure 5-23 for C1/0C2 ratios of 1, 2, 5,
10, 20, 50, and 100 (from bottom to top in the figure). The maximum effective conduc-
tance occurs when C2 is switched back and forth an infinite number of times, thereby
causing the two (71 voltages to be equal; this maximum is given by
Ceff,1,a = (71/2 (5.22)
The minimum effective conductance occurs for m = 1 and C, being much larger than
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C2; it is given by
Cef,min = C2 (5.23)
The effective conductance range, then, is given by one-half the capacitance ratio C1/C 2.
For desired ratios of 100, the size of the controllable SC structure would be approxi-
mately 401 unit-sized capacitors; for the coupled depth and slope network presented in
(Jhapters 7 and 8, such an element would result in a unit-cell much too large to be useful.
As discussed in this section, there is a difficulty in trying to implement controllable
resistors in a reciprocal manner. Given the analysis methods presented in Chapter 4,
this nonreciprocity is built into the class of SC networks studied. Recall from Sec-
tion 2.8.3, however, the detailed set of transformations from arbitrary clocks to uniform
clocks. These transformations reveal that the nonreciprocal resistive elements are ac-
tually present in the network. If the network demands a reciprocal two-port, but the
designer wishes to make the element's conductance value controllable, then that two-
port element must be implemented such that each port is active on exactly one clock
phase; multiple-frequency clocking of the ports introduces nonreciprocal multiports.
5.6 Summary
This chapter introduced a SC synthesis method for realizing a class of resistive net-
works. These resistive networks, described as the interconnection of resistive elements,
may be comprised of two-terminal positive linear resistors, lossy two-port transform-
ers, multiterminal and multiport lossy generalized circulators (LGCs), several resistive
constraint boxes, and several useful nonreciprocal resistive subcircuits. One synthesis
method proposed here makes use of a same-phase approach, where the SC element ter-
minals (or ports) are all clocked on the same phase; internal processing is accomplished
on other phases. With this approach, all of the network node voltages are valid simul-
taneously. Finally, a synthesis example was presented for the coupled depth and slope
network. When the idea of controllable conductance values was explored, the issue of
nonreciprocity arose; as demonstrated for positive linear two-terminal resistors and two-
port lossy transformers, there exist design strategies that produce controllable reciprocal
SC elements, but at the expense of implementation area.
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SC Networks
This chapter describes aspects of analysis and synthesis that apply to certain nonlinear
SC networks. One example is a long-term stable ideal nonlinear SC network consisting of
ideal switches, voltage sources, and nonlinear two-terminal capacitors; as will be shown
in this chapter, the resistive equivalent elements in such a network are lossy nonlinear
generalized circulators. The other SC networks discussed in this chapter contain certain
nonlinear SC elements constructed using comparators and globally-available voltages.
These two-terminal SC elements can be used to implement' voltage-controlled q-v char-
acterisitics, including the resistive fuse [18, 36], the saturating horizontal resistor [44],
and the negative resistance elements in Abidi's active networks [32].
The first section of this chapter examines ideal nonlinear SC networks, concentrating
primarily on analysis. Section 2 examines a nonlinear SC element proposed by Barman
[4]; the element is described, an example is given, and several limitations are exposed. The
key analysis ideas, steady-state distinguished node voltages and elementized capacitors,
are used in Section 3 to analyze Barman's resistive fuse network. Section 4 explores SC
network synthesis using a new nonlinear SC. element; this element, along with some simple
network transformations, is used to arrive at a resistive fuse network that improves upon
Barman's network in area, power, and performance. These improvements stem from an
organized design method, rather than the ad hoc approach used by Barman.
SBy "implement" is meant that any solution of the resistive network is also a solution of the steady-
state elementized SC network, and vice versa.
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1 2
A
Figure 6-1: A nonlinear grounded capacitor structured as a parallel SC resistor.
6.1 Ideal Nonlinear SC Networks
Consider an ideal nonlinear SC network, i.e., a network consisting of ideal switches,
ideal independent voltage sources, and nonlinear two-terminal capacitors. If such a net-
work is long-term stable, then the discrete-time system associated with the SC network
settles to a fixed point. This fixed point, together with the constant input voltages of
the sources, defines the capacitor voltages for all switch configurations. Following the
method of Chapter 4, each capacitor can be examined in isolation from the other capac-
itors to find the resistive equivalent element in terms of steady-state voltages and charge
transfers per period. The resulting structure is again a lossy generalized circulator, but
the underlying capacitor is nonlinear. This nonlinearity defines the nonlinearity of the
resistive element.
As an example, consider the nonlinear parallel SC resistor shown in Figure 6-1. The
charge transferred through the nonlinear resistor is given by
qA = Q(vA) - Q(vB) (6.1)
Note that this transferred charge is a function of the two terminal voltages, and not
necessarily their difference. In general, then, the structure is a grounded three-terminal
resistive element in steady-state. When the capacitor is linear, then the expression for
the transferred charge reduces to that of the linear parallel SC resistor.
As a second example, consider the nonlinear series SC resistor shown in Figure 6-2.
The charge transferred through the nonlinear resistor is given by
qA = Q(vA - v) (6.2)
Note that this transferred charge is a function only of the difference between the two
terminal voltages. In steady-state, then, the structure is a two-terminal floating nonlinear
resistor. Again, when the capacitor is linear, the expression for the transferred charge
reduces to that of the linear series SC resistor.
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1
VA -o-0 v
Q(v)
Figure 6-2: A nonlinear floating capacitor structured as a series SC resistor.
In general, just as in the analysis of linear SC networks, each capacitor results in
a resistive element in the equivalent circuit. These elements are generally grounded
(N + 1)-terminal elements, where N is the number of phases connected to the capacitor.
Also, this thesis does not examine the issue of long-term stability of these networks; it is
assumed that steady-state is achieved, though the fixed point need not be unique.
This class of nonlinear networks is useful only in the analysis phase of design, because
typically one has little control over the nonlinear characteristic of the capacitors. In
modern SC circuits, these nonlinearities are due primarily to the source/drain diffusions
of the MOS switches; one constraint on the drawn size of the capacitors is to make them
large enough so that the nonlinear capacitance added by these diffusion regions is small
enough to go unnoticed. The rest of this chapter discusses networks involving a different
type of SC element, one whose q-v characteristic is controllable.
6.2 Barman's Nonlinear SC Element
The vehicle and motivation for examining nonlinear networks is the two-terminal
nonlinear SC element proposed by Barman [4], shown in Figure 6-3. To understand
this element, first note that the underlying structure is that of the capacitively-loaded
parallel SC resistor shown in Figure 6-4; this parallel SC resistor consists of a capacitor
(CR switching between two nodal capacitors CN. In steady-state, VA and VB are constant
from one cycle to the next. The charge transfer through the parallel SC resistor is
therefore
qA -qB R VAB (6.3)
where
VAB VA- VB (6.4)
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Figure 6-3: Barman's nonlinear SC element. The left switch is closed whenever the
comparator output is high, i.e., whenever VA > Va + VB.
VA of 02 VB
qA q
Figure 6-4: A parallel SC resistor embedded in a transformed (i.e., elementized) grounded
SC network with grounded capacitors at each distinguished node.
If the VA and VB nodes are active only on phases 1 and 2, respectively, then the nodal
capacitors have constant voltages. Otherwise, as discussed in Chapter 4 they define other
SC resistive elements. In either case, they do not affect the steady-state q-v characteristic
of the CR parallel SC resistor. If the node capacitors are much larger than the switching
capacitor CR, then even under dynamic conditions the charge transfer is approximately
the same as in steady state.
6.2.1 Ideal Operation of the Element
To achieve an arbitrary nonlinearity, Barman added a comparator along with global
control voltage source connections to the bottom plates of the switching capacitor and
one of the nodal capacitors (see Figure 6-3). Consider the operation of this element
under the assumption that the switching capacitor Cn is negligibly small compared to
the node capacitances CN. Before 01 goes active, VA is set to a large negative voltage.
When 01 goes active, therefore, the comparator output flips high. The voltage Va is
__
------
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ramped from a large negative voltage to a large positive voltage, causing the comparator
to flip low when the comparator input voltages are equal; at the same time, the voltage
VR is changed as a function of VA, the value being written as VR(Va). Because the node
capacitors are much larger than the switching capacitor, the node voltages do not change
appreciably, and the comparator's flip point therefore occurs when
VA(t) = Vý = VAB (6.5)
When the comparator output flips low, CR is isolated, and there is no additional charge
transfer. The left-hand switch remains open when 01 goes inactive, and then VR and
VA are set to zero volts. When 02 goes active, CR charges to VB, the voltage across
the right-hand nodal capacitance. The right-hand switch is opened, and then the cycle
repeats.
The amount of charge transferred to the switching capacitor during 01 is determined
by the two node voltages and the value of VR(Va) at the comparator's flip point VA = Vý.
C'onsider the action during q1 in detail. Just prior to the beginning of 01, the charge on
(CT is given by
Qi = CRVB (6.6)
Just after the comparator reaches its flip point, this charge is given by
Qf = CR (VA - VR (V))
= CR (VA - VR (VAB)) (6.7)
At the end of 01, of course, the charge at this node is the same as Qf, since there
is no additional charge transfer after the comparator's flip point is reached. Charge
conservation yields a charge transfer into CR of
qA = CR (VAB - VR (VAB)) (6.8)
Likewise, the charge transferred through the right-hand switch is given by
qB = (CR(VB-(VA - VR(VAB))) = - qA (6.9)
as expected. Because the comparator's flip point is dependent only on VAB, the functional
dependence of Vrj(VA) determines the q-v characteristic of the element. Furthermore,
Equations 6.8 and 6.9 show that Barman's nonlinear SC element with voltage sources
driving it has a two-terminal characteristic; the transferred charge depends on VAB, not
on the terminal voltages themselves.
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Figure 6-5: Implementation of a resistive fuse element using Barman's nonlinear ideal
SC element structure.
6.2.2 Example: Resistive Fuse Element
As an example of a nonlinear element useful in image processing, consider again the
resistive fuse. Figure 6-5 shows the resistive fuse symbol, the q-v characteristic, and the
functional and graphical dependencies of VR(.). As indicated in the figure, the functional
dependence VR(.) is found by examining the two regions of fuse operation. When the
fuse is an open circuit (i.e., for V > I Vo1), the transferred charge is zero; the functional
dependence is therefore
VR (V) = VA (6.10)
When the fuse is closed, then the transferred charge obeys
q = (7f,,seVAB (6.11)
so the functional dependence must obey
VR(VA) = VA1 (s (6.12)
By controlling VR(.), then, voltage-controlled q-v characteristics can be obtained.
Because of this control, various continuation methods can be used [36]. That is, the q-v
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VA VCv
V V VR A R
VAA VCC
Figure 6-6: Two Barman elements back-to-back in an easy-to-analyze circuit.
characteristics can be deformed over the course of several periods in order to improve
the solution to the nonlinear network. An example of this deformation is the graduated
nonconvexity algorithm [6].
6.2.3 Limitations of the Element
The major problem with the nonlinear SC element as it stands is that the node
capacitances Cnr in a real network are finite, so the non-inverting input of the comparator
changes during phase 1. This voltage change has several repercussions in actual networks.
First, the changing node voltage may result in a different comparator flip point than
expected. Second, it places a restriction on the types of nonlinearities allowed. Third,
interconnecting two or more nonlinear resistors together can result in a change in their q-
v characteristics due to interactions caused by comparators connected to a node flipping
at different times. This time difference in comparator flips leads to the connection point
either having an ambiguous distinguished node voltage value, or the resistive equivalent
circuit depending on the nonlinear SC' element interconnections.
All of these problems can be illustrated by considering the interconnection of real
elements with finite node capacitance. If two elements are connected as shown in the top
of Figure 6-6, then the network implements the resistive network shown in the bottom
of the figure. This statement is true because in steady-state, the central node capacitor
217
CHAPTER 6. Analysis and Synthesis of Nonlinear SC Networks
VAA
VB
VC
V VR VRA  R
VA VC
Figure 6-7: Two Barman elements back-to-back in a difficult-to-analyze circuit.
voltage is constant. During phase 1 no charge leaves the central node capacitor, and
during phase 2 all of the charge transferred off of one of the CR capacitors is transferred
onto the other CR capacitor. From the point of view of each element, therefore, the
node capacitor looks like a voltage source; the left-hand comparator output flips when
VA = VA - VB, and the right-hand comparator output flips when VA = VB - Vc.
On the other hand, if the elements are connected together in the opposite way (as
shown in Figure 6-7), then the network has an ambiguous distinguished node voltage
value. In the case where VA is greater than Vc,, the left-hand comparator flips first
during phase 1, since both sides are being compared with a common voltage. As VA is
raised further, the node capacitor voltage changes, and then the right-hand comparator
flips. Because VR changes with VA, the central node capacitor voltage changes, and it is
unclear at which time to interpret this central node capacitor voltage as the distinguished
node voltage.
Before addressing this ambiguous distinguished node voltage problem, consider fur-
ther the subtle problem introduced by a changing voltage at the noninverting comparator
input. One must restrict the VR(') function such that the comparator is guaranteed to
flip before the VA ramp completes for all possible node voltages. In the case of the circuit
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in Figure 6-7, the left comparator will never flip (assuming VA > VC) if
( C(\ (CN + CR)VA - CRVC
VR(Va) > 1 + 2 VA + 2 (6.13)2CR 2CR
is always satisfied, where Vý is the node capacitor voltage prior to phase 1. If both VA
and Vc are close to the negative edge of the range of node voltages, while Vk is close to
the positive edge of this range, then the condition reduces to
VR(VA) > 1+ CN V - VRANGE (6.14)2 CR ) Va - 2 CR V-N
It is clear, then, that not all VR(') functions are allowed. In addition, even if the compara-
tors always flip for the steady-state solution (as verified by simulation, for example), in
practice they may not flip during the dynamic discrete-time system transient; the system
may get caught in some undesired state as a result.
Returning to the problem of ambiguous distinguished node voltages, one approach is
to conduct a detailed analysis of the circuit in steady-state; this approach is algebraically
tedious and error-prone. Another approach is to change the network slightly to match
up with what is known about linear SC network steady-state analysis. Connecting a
parallel SC resistor to the ambiguous node, as shown in the top of Figure 6-8, clearly
defines what the distinuished node voltage must be to fit into the linear theory developed
in Chapter 4; it must be the voltage across the node capacitor at the end of phase 1,
thus satisfying the resistive equivalent for the added linear SC element. To see that the
desired equivalent network (shown at the bottom of Figure 6-8) is not the same as the
steady-state SC( network, let
VA = 3 volts (6.15)
Vc = 0 volts (6.16)
VI = 4 volts (6.17)
C1 = Cn (6.18)
CN = 2CR (6.19)
and the nonlinear SC elements be set to operate as linear resistors with an effective
conductance of 2 CR (and therefore VR(Va) = -Va). For the resistive network, VB =
2 volts and the left-hand horizontal element current is 2 CR. For the SC circuit with an
assumed initial voltage distribution in accordance with the steady-state of the presumed
resistive equivalent circuit, the charge transferred through the left-hand nonlinear resistor
is
-qA = CR (6.20)
7
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Figure 6-8: A network of two Barman elements and a linear parallel SC resistor.
CHAPTER 6. Analysis and Synthesis of Nonlinear SC Networks
V
¥
r
V-
6.2. Barman's Nonlinear SC Element
rather than the presumed value of 2Ca. Therefore, the two circuits are not equal.
A detailed analysis of the same circuit can be performed in the general case where the
nonlinear elements are set to appear as linear resistors. The elements have the control
function
VR(VA) = aVA (6.21)
where
aE( -o 1+ CIN + CI (6.22)2CR
This range of a ensures that when VA is brought low enough, the comparators will always
flip high. A careful analysis reveals the equivalent circuit to be such that the input and
right-hand conductances are the expected CI and (1 - a)CR, respectively. The left-hand
conductance is
CR(C +(1- a)C,+(1-c)Ce)R)(VA-Vc)
CLEFT = (1 - ac)CR -CI(CI+CN+(1--a)CR)(VA-VI) (6.23).F--I)C (CI+CN +(1--2a)CR)(VA--VC)
+CI(CI+CN+(1 -Ca)CR)(VA-VI)
Three special cases are
VA = VC CLEFT = (1 - a)CR (6.24)
a = +1 - CLEFT = (1 - a)CR = 0 (6.25)
a = 0 CLEFT = (1 - C)CR = CR (6.26)
In the general case, however, the left-hand conductance is nonlinear; pertaining to the
case where a = -1 and the voltages are as in Figure 6-8, the left-hand conductance is
4
CLEFT = -,R (6.27)
(instead of the presumed 2C/) and the steady-state central node voltage is
VB = 6 volts (6.28)
(instead of the presumed 1 volt). In addition, this left-hand conductance is not necessarily
a two-terminal element, since in general its conductance depends upon VA - Vc and VA -
V/, rather than depending strictly upon VA - VB. In different examples, the dependencies
upon the input voltages would undoubtedly be different. This discussion, then, shows
some of the dangers and ambiguities involved in connecting these elements in a simple-
minded manner.
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6.3 Barman's Resistive Fuse Network
Barman used his nonlinear SC structure to implement a resistive fuse in a one-
dimensional network, as shown in Figure 6-9. Because he desired to keep the comparator
inputs at unchanging voltages during their activation, they were connected as shown in
the figure. In addition, to keep the Va of one fuse from interfering with a neighboring
fuse, two such Va waveforms were used, with a corresponding repeat of the VR waveform.
Unsure of what exactly constitutes the state of the system, he connected the two fuses
together first (phase 4), and then connected the input capacitor to the connected-fuse
node (phase 3). All of these strategies are based on an ad hoc intuition of the action
of the network. In addition, it is claimed that the network does not implement the 1-D)
resistive fuse network. This claim is said to be supported by intuition, with the main
inspiration being the idea that the state of the network, as represented by the node
capacitor voltages, is updated in two subsequent clock phases [4].
6.3.1 Nonlinear Analysis
This section extends the notion of distinguished nodes in ideal linear SC networks to
Barman's nonlinear SC network. The main idea is to examine the network under steady-
state conditions, and identify the nodes around an SC element that in steady-state are
constant.
Barman's network can be redrawn such that the clock phases are numbered according
to their order, and such that switches closed on two phases are drawn explicitly, as
shown in the top of Figure 6-10. In the bottom of the figure is shown the same network
further transformed into an elementized description. Under steady-state conditions, the
connection-point voltages are fixed from one period to the next, so they may be called
distinguished nodes as in the linear analysis. Each nonlinear element is connected to
distinguished nodes only through switches, and the nonlinearity is achieved internally to
the device with constant terminal voltages. Because the comparator inputs are connected
to capacitors with constant voltage during the VA ramps, the element may be isolated,
as shown in the top of Figure 6-11. For purposes of analysis, the comparator inputs are
shown connected to constant-voltage nodes with the implication that the comparator's
flip point is clearly defined by the voltage difference across the comparator input; the
VA voltage is implicit in this element in that it is assumed to be applied through a
capacitor attached to node VB. Carrying out the analysis under steady-state conditions
(equivalent to analyzing the element assuming attached voltage sources) results in the
resistive equivalent circuit shown in the middle of Figure 6-11; the relation governing the
222
6.3. Barman's Resistive Fuse Network
4 )
y3
CININ
lI -I
04 )
+-
Cfl 04 )
4 ) E L
C
CIN
I-]dý
04 ) CIN
42 02 02
VRR VR
" LAET7-
EAO
I
Figure 6-9: Barman's SC implementation of the 1-D resistive fuse network.
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Figure 6-10: Barman's network elementized and with the clocks renumbered.
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Figure 6-11: Barman's network element and its resistive equivalent.
voltage-controlled current source is given at the bottom of the figure.
These element equivalents can then be connected to arrive at the resistive equivalent
of the entire network, shown in Figure 6-12. At first glance, this network appears to be
different from the resistive fuse network except in the limiting case where CN is much
larger than both CR and CI. In reality, however, they are equivalent in the sense that
any solution 2 of the resistive equivalent of Barman's network is also a solution of the
resistive fuse network, and any solution of the resistive fuse network is also a solution
of the resistive equivalent of Barman's network. This correspondence of solutions occurs
because the solution to one of the networks dictates the currents through the horizontal
(e-lements (either the resistive fuses or the voltage-controlled current sources) and thus by
KCL dictates the currents through the input resistors. These currents in turn dictate
the voltage drops across the input resistors, yielding a solution consistent with KCL and
KVL. This same solution applied to the other network yields exactly the same horizontal
and vertical currents and input resistor voltage drops. This analysis, then, proves that
the Barman network equivalently implements the resistive fuse network, where the fuse
2 By a "solution" is meant the set of voltages associated with vm of the nonlinear elements, given the
set of input voltages.
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Figure 6-12: The resistive equivalent circuit of Barman's network.
on-conductance is given by
CNfuse R (6.29)CN + CR
In addition, it indicates when to associate the node capacitor voltages with the state of
the system (Barman's phase 3, phase 4 in Figure 6-10).
6.3.2 A Minor Remark on Transient Networks
As a minor remark on transient nonlinear SC networks, consider again the simple
circuit in Figure 6-6. Suppose that the initial conditions are that all three capacitors
are charged to the voltage vB[n - 1]. The charges transferred from the sources during
phase 1 of period n are given by
qA[n] = CR(VA- VR(VA -VB - 1) - B[n - 1])
= CR(VAB[71 - ] - VR(AB[ - 1])) (6.30)
qc[n] = CR(VC - VR(V - B[n- 1])- VB[n- 1])
= CR(vc [n - 1] - VR(vcB[n - 1])) (6.31)
where VAB[n7 - 1] and VCBl[n - 1] are the initial voltages across the nonlinear SC elements.
By charge conservation during phase 2,
(CN + 2CR)VB[] = CNVB[71 - 1] + CR(VA - VR(VAB[n - 1]))
+CR(Vc - VR(VC [n - 1])) (6.32)
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This equation can be massaged to yield
(CN + 2CR)(v B[1n] - VB[n - 1]) = C7 R(VAB[n - 1] - VR(VAB[n - 1]))
+CR(vcB[n - 1] - (vR(VCB[n - 1])) (6.33)
Dynamically, the resistive network appears to have a capacitor at the VB node of value
CN + 2CR. The discretization scheme replaces the derivatives with forward differences,
and the charge transfers are defined by Equations 6.30 and 6.31.
6.4 Nonlinear Synthesis
6.4.1 A New Nonlinear SC Element
The linear synthesis theory developed in Chapter 5 suggests altering Barman's element
such that the nonlinear dynamics are again internal to the element, but also such that
the element connects to the distinguished nodes on one phase only. Using these ideas, the
inclusion of such nonlinear elements into the synthesis theory is straightforward. One
such element, shown in Figure 6-13, does not depend upon a limiting case of relative
capacitor sizes, and is at least as general as Barman's element in the sense of ability to
implement a two-terminal nonlinearity. During phase 2 when the comparator operates,
there is never a changing voltage at the noninverting comparator input, and no charge is
lost from (74 during the ramp, so there are no restrictions on the function VR(-).
6.4.2 Transient Networks
Consider the new nonlinear SC element
period (n - 1), the capacitors are set to
1
v [n - 1 + 2
1
V2[nT- 1+- 2
1
v3 [n - 1 + -]2
1
v4[n - 1 + 2
in the transient situation. During phase 1 of
= vA[71 1]
= VA[- 1]
= VB[ 
- 1]
= VB[7 - 1] (6.34)
At the end of phase 2, the capacitors are charged to
2
v1[n-1+- ] = vA[--1]2
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Figure 6-13: Same-phase nonlinear SC element in the style of Barman, usable for straight-
forward synthesis.
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2 1
v2[n - 1 + ] = (CC2vA[n - 1] + C3v[n- 1] + C3 R3VR(VAB[T - 1))C2 + Ca
2 1
V:3[71 - 1 +- = (C2VA[n - 1] + CvBr[n - 1]AB - (2VR(VAB -1 1))2 = 2+ C3
v4 [n - 1 ] = v[l - 1] (6.35)2
Finally, during phase 1 of period n the capacitor voltages are set to
1
vi[n + I] = VA [n]
1
V2[ + -] = VA[]2
v3[n + I = B [71]2
V4[1 + -1 = VB[PL] (6.36)2
These new voltages dictate the charge transferred into the element from each terminal.
These transferred charges are
qA[n] = C1 (vA[] - VA[n 1])
+C2( A[-] G vA[n - 1] - vB[ - 1]C2 + C,, C2 + C3
c3
- VR(VAB[I - 1))C2 + (13
= (C + C2)(vA[n] - VA[n - 1])
+ C (VAB[71- 1] - V(VAB[ - 1)) (6.37)(72 + 3h
qBj[n] = C4(vB[n] - VB[n - 1])
C2 C
+v•[3(VB[n - 1]A V- [71,- 1]+C3(v[n] 2 +C 3 ~2 + C:3
C2
+2 + VR( VAB[n- 1))C' + C 3
= (C3 + C4)(VB[n] - VB[n- 1])
- -- (VA0[0-1]- VR(VAB[3- 1 (6.38)(CI + (C [
These equations suggest the continuous-time equivalent circuit shown in Figure 6-14.
The discretization scheme depends upon identifying the voltages with the discrete-time
step n, the currents with discrete-time step (n + 1), and the derivatives with the forward
difference.
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C1 + C2 3 C C4
C2 C3
q(VAB = ( vAB- VR (AB ))C2 C3
Figure 6-14: A resistive equivalent circuit for the discrete-time transient response.
ScI, C2 Tc Tc c, 2C c, 4T C4
VR VA VR VA
Figure 6-15: Straightforward implementation of resistive fuse network using the new
nonlinear SC element.
6.4.3 An Improved SC Resistive Fuse Network
The resistive fuse network can now be implemented using equivalent drop-in resis-
tive replacements of Figure 6-13, as shown in Figure 6-15. This initial network can be
transformed and simplified in a number of steps in order to make the implementation
more practical. First, as shown in Figure 6-16, the network can be slightly modified to
eliminate the distinguished nodes; this transformation makes the implementation more
practical than the initial synthesis-theoretical network. Recognizing that the voltages
across the (7 capacitors are constant in steady-state results in a simplified network as
shown in Figure 6-17; the noninverting comparator inputs can be attached to the input
capacitors because they hold the same unchanging voltage as did the C1 capacitors in
the initial network. If the nonlinear resistors have a symmetric characteristic, then they
can be alternately turned around. By so doing, the (74 capacitors can be shared between
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Figure 6-16:
nonlinear SC.
Straightforward implementation of resistive fuse
element, with distinguished nodes eliminated.
network using the new
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Figure 6-17: Transformed straightforward implementation resulting from the elimination
of redundant switches and from recognizing that the noninverting comparator inputs can
get the same voltage elsewhere. Note that an additional phase is now required to to hold
the noninverting comparator inputs constant during phase 2.
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Figure 6-18: Final implementation of resistive fuse network using the new nonlinear SC
element.
Table 6-1: Comparison of Barman and synthesis-theory fuse networks.
neighboring elements as their VA voltages can move together. The final network is shown
in Figure 6-18.
This final network has the same element complexity per unit cell as does Barman's,
but the routing and voltage generation complexity is reduced considerably (see Table 6-1);
there are three clocks versus five, and two global voltages versus three, for a total of eight
control inputs versus five. More importantly, because the Va ramps are a significant
fraction of Barman's total network clocking period3 , the final network should have a
speed increase by almost a factor of two. Of equal importance is the area savings resulting
from having no large node capacitors. In addition, the network is effortlessly extendible
to two-dimensions, and the resulting networks provably implement the resistive fuse
network (with sure knowledge of when to interpret the capacitor voltages as the resistive
equivalent network voltages, i.e., the state of the network).
3 1n Barman's network, the total period is 2.2 ,Isec. Most of this period (2.0 /isec) is spent during the
two VA ramps. The remainder of the period is the final two clock phases.
Barman Synthesis Theory
comparators per cell 1 1
capacitors per cell 3 3
switches per cell 4 4
clock phases 5 3
global control voltages 3 2
VA ramps 2 1
large node capacitors 1 0
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6.5 Summary
This chapter illustrated the application of steady-state SC analysis principles to ideal
nonlinear SC networks, as well as to a particular nonlinear SC network employing com-
parators and global control voltages. These same principles could readily be applied to
several other types of nonlinear SC networks, but it is not known if they can be applied
to all stable SC networks. This chapter also derived a SC element useful in nonlinear
synthesis. Using the same-phase principles introduced in Chapter 5, the class of syn-
thesizable networks is broadened to include two-terminal voltage-controlled nonlinear
resistors. Applying the synthesis principles to the l-D resistive fuse network resulted in
a sizable area, power, and performance improvement.
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7Implementing the Coupled Depth
and Slope Network
This chapter describes the design of the switched-capacitor (SC) implementation of
the one-dimensional coupled depth and slope network [15, 17]. This network model'
effects surface reconstruction through biharmonic smoothing while incorporating noisy
and sparse depth and slope information. In the first section of this chapter, the model
is analyzed in the one-dimensional continuous-time case, followed by a brief discussion
of its discretization in space. Section 7.2 discusses implementation issues of practical
SC, networks. Sections 7.3 through 7.5 present the circuit design and layout of the SC
implementation of the one-dimensional network.
7.1 Coupled Depth and Slope Network Analysis
The continuous-space cost functional for the one-dimensional coupled depth and slope
network is
E(u(x), p(x) I v(x), r(x)) = (u - v)2  92 2 + :d - 2
+94 () 2 +95 p(p- )2 dx (7.1)
where v and r are the depth and slope input data, respectively, and u and p are the
depth and slope output data, respectively. This cost functional involves several tradeoffs,
simultaneously attempting to keep u close to v, p close to r, and p close to du
'The coupled depth and slope model was introduced in Section 1.2.2 on page 21 and further discussed
in Section 5.4 on page 202.
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The Euler equations for this one-dimensional case are
gd2(u-v) 2 du +3 (d 2u dp (7.2)g (u - v) = g2 dU 93d (7.2)
:3 du) d2p (73)g P - d + g p - ) = dzX2
These equations can be manipulated to the forms
= 1 + + 1(v - u) (7.4)
g3 du g5 g4 d2pp = + -- +- (7.5)g3 + 95 dx 3 95 g3 +95 dx2
Note that g3 is assumed to be positive, since a zero value would indicate an uncoupled
network. We also assume that g4 is positive.
Substitution of the first Euler equation and its derivatives into the derivative of the
second Euler equation yields the one-dimensional continuous coupled depth and slope
differential equation
d4u d2u d2v dr
a4 - 2  + aou = aov - b2  - C1  (7.6)dX4 dz 2  dX2  dx
where the coefficients are
a4 = 1+9 (7.7)
93
a2  91= -+--92- 951+ 2(7.8)
93 94 94 93
ao = 1 + 5(7.9)
94 93
b2 = 1 (7.10)
93
Cl = (7.11)
94
and are all nonnegative.
The resistive coupled depth and slope network is shown in Figure 7-1. Under certain
conditions with direct depth data input at isolated locations and no slope data (i.e., the
conductances obey gi -- oc for all points except where input depth data is supplied,
92 = 0, and g95 = 0), Equation 7.6 reduces to the one-dimensional biharmonic equation.
Accounting for noisy depth and slope data results in the general fourth-order ordinary
differential equation.
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Figure 7-1: One-dimensional coupled depth and slope resistive network.
The solution to Equation 7.6 can be characterized by its impulse response; assume
v(x) = 61(x), where 60(x) is the unit step and 61(x) is the unit impulse. Also assume, for
brevity, that g5 = 0. Consider the distinct exponential solution (a•la 2)
u(x) = (Ae-a"x + Be- 2) &0()+ (Ce+a" + De+aZZ) So(-z) (7.12)
Therefore, the a values must satisfy (assuming A, B, C, and D are nonzero)
a2 + a -4aoa 4C 2 = (7.13)
1  2a4
a2 - a - 4aoa4
a2 - (7.14)
a2  2a 4 (7.15)
and the coefficients must satisfy
ao + b2 (a 4A= C 2 (a ) (7.16)2a 4al (a. - a1)
ao + b2 (a ) (7.17)B = D = 2a42) (7.17)
2a 4a 2 (a2 - )
(7.18)
Note that a2 and aY may be real or complex. Also, if the a values are not distinct (i.e.,
(j = 4aoa4 ), then the solution has a slightly different form. For complex a values, the
solution is an exponentially decaying cosine.
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Figure 7-2: A sample-and-hold circuit that illustrates the problem of clock feedthrough
and channel charge.
Discretizing the network is equivalent to discretizing the Euler equations through the
use of forward differences. Further analysis of the coupled depth and slope network is
not accomplished here; see Section 1.2.2 and [15] for more information.
7.2 Practical SC Implementation Issues
Practical implementations of SC circuits involve several issues resulting from the use
of MOSFET-based switches. Specifically, real MOSFETs have a slight overlap of the
source/drain active areas by the polysilicon gate. Therefore, any change in the gate
voltage is capacitively coupled to the source/drain nodes; this phenomenon is called
clock feedthrough. In addition, there is inversion charge in the MOSFET channel when it
is turned on. When the switch is opened, this inversion charge (i.e., the channel charge)
is dumped onto the source and drain nodes.
Both of these problems are illustrated for the sample-and-hold circuit shown in Fig-
ure 7-2. When the gate voltage goes high, the capacitor is charged to VI, sampling the
input voltage. When the gate voltage goes low, the capacitor is isolated from the input
source, holding the input voltage. As the gate voltage goes low, however, two additional
things happen. First, the parasitic overlap capacitance from the gate to the right-hand
source/drain region forms a capacitive divider with the sampling capacitor C(; this divider
injects some amount of charge onto the capacitor, decreasing the voltage across C. Sec-
ond, the channel charge must go somewhere, and it splits approximately evenly between
the source and the capacitor; because the channel charge in this circuit is electrons, the
injected charge decreases the capacitor voltage by some amount. The net extra charge
dumped onto the capacitor C results in a stored voltage different from V1.
For SC filters, this effect directly affects the performance of the circuit, and several
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Vsample
C
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V'2
Figure 7-3: Two equal capacitors switched together.
techniques have been devised to compensate for the extra charge. The simplest method
is to put a, dummy device (with half the width of the sampling switch) at the capacitor
node, where the dummy device is clocked with the complement of the sampling switch.
Both clock feedthrough and channel charge are compensated using this method, but ex-
act cancellation does not occur because of device mismatches, inherent asymmetry of
the MOSFET due to implantation angle, and the fact that slightly less than half of the
channel charge gets dumped onto the sampling capacitor ' . With careful technique, and
perhaps a bit of good fortune, the cancellation can be better than 90 per cent over tem-
perature and input voltage range. A second method is to employ differential techniques in
the SC/ circuits, so that any charge dumped onto one plate of a capacitor is also dumped
onto the other plate, resulting in no net difference of the sampled voltage. Again, exact
cancellation does not occur because of device mismatches, inherent asymmetry of the
switches, and the fact that the channel charge depends on the voltage at the source and
drain nodes.
7.2.1 Clock Feedthrough
That clock feedthrough is not a problem in the interior of a grounded SC network is
illustrated in Figure 7-3. The parasitic overlap capacitances form left- and right-hand
capacitive dividers with the two capacitors. Because the capacitors are (almost) linear,
the turn-on and turn-off edges inject and take out the same amount of charge for each
side. The net effect is to have no difference between the final capacitor voltages and
their ideal values, provided the two capacitors are equal. This equality of capacitors
is important because at turn-off, a larger amount of charge is taken off the side with
the smaller capacitance; the two capacitors end up at different final voltages. Note also
2 As the channel charge gets dumped onto the sampling capacitor, the voltage decreases slightly,
thereby making the rest of the electrons more strongly attracted to the input source.
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Figure 7-4: A bridging capacitor circuit.
that in addition to the capacitors being equal, each capacitor must be connected to the
identical structure as the rest of the capacitors, thereby balancing parasitic capacitances
associated with the source and drain regions. If more than two capacitors are connected
together on some clock phase, then the switches must be symmetrically balanced around
the structure, as introduced in the discussion of Figure 5-2 in Section 5.1. This symmetry
results in equal parasitic nonlinear capacitances in parallel with each linear capacitance,
thereby leading to equal clock feedthrough to each capacitor.
By a similar argument, clock feedthrough does not affect the final voltages stored in a
bridging network. To follow this argument, consider the bridging capacitor shown in Fig-
ure 7-4. When the grounded capacitors are equal, the same amount of clock feedthrough
charge is injected into the left and right sides; there is no net clock feedthrough charge
injected into the bridging capacitor because the same amount is injected into each of its
terminals. The charge transferred from one grounded capacitor to the other through the
bridging capacitor depends upon the difference between the voltages on the grounded
capacitors; this difference is constant regardless of how much clock feedthrough charge
is injected on each grounded capacitor, provided the grounded capacitors are equal. At
the end of the phase, the same amount is taken off each grounded capacitor, and the end
result is the same whether or not there is parasitic overlap capacitance.
The validity of these arguments depends upon the two grounded capacitors having the
same value. Process variations result in a slight difference between capacitors. Second,
there are parasitic nonlinear capacitances associated with each back-biased source/drain
diffusion. For both of these issues, using reasonably-sized capacitors and small switches
results in a negligible difference between the real and ideal final voltages.
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7.2.2 Channel Charge
The second nonideality associated with real MOSFET switches is the impact of chan-
nel charge. To show that it is not a problem for grounded SC networks, consider again
Figure 7-3. When the capacitors are equal, then the channel charge splits exactly between
the two capacitors. The channel charge was initially supplied from the total capacitor
charge, so the final voltage on each capacitor is the average of the initial voltages on the
two capacitors.
For bridging SC networks, the argument is similar. The channel charge is taken from
the grounded capacitors, since by symmetry no channel charge can be taken from the
bridging capacitor. The voltage difference between the two grounded capacitors is the
same before and after the channel charge is taken, so the charge transferred through the
bridging capacitor is the same regardless of whether or not channel charge is considered.
At turn-off, the channel charge is dumped entirely onto the grounded capacitors. Since
the channel charge taken off is the same as that injected, the net effect is no contribution
due to channel charge.
The validity of these arguments again depends upon the two grounded capacitors
having the same value. As discussed earlier, process variations and parasitic nonlin-
ear source/drain capacitances result in slightly different grounded capacitor values over
the input voltage range. Another problem is the inherent asymmetry in the MOSFET
switches due to implantation angle. For all of these issues, using reasonably-sized capac-
itors and small switches results in a negligible difference between the real and ideal final
voltages.
7.3 Circuit Design
The one-dimensional coupled depth and slope SC network was presented in Sec-
tion 5.4, and is repeated here in Figure 7-5. All switches are implemented as pMOS
devices; the p-well process used has an n-type substrate, and it is more compact to use
switches thlat are in the substrate rather than in a well. In the integrated circuit design,
all of the inputs and outputs are taken out to bonding pads, so the size of the network
was restricted to thirteen depth inputs and twelve slope inputs. Each output is brought
out using the source follower circuit shown in Figure 7-6. The 25 yA current sources
-Lare off-chip for trimming the gate-source offset voltage, and an extra on-chip matched
transistor provides for a method to read the unbuffered output voltages as if directly
from the capacitors on-chip. The Output Sample line allows for all of the outputs to
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Figure 7-5: The implemented one-dimensional coupled depth and slope network.
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Figure 7-6: On-chip source follower output circuit.
be driven by the same current source, and then each output voltage can be sampled by
connecting the appropriate source-follower MOSFET gate to the capacitor CdL.
With three wires dedicated for each depth/slope node (input, output, and sample),
the number of pins for input/output is 75. There are eleven clocks, two test devices (both
a pMOS switch and a nMOS source-follower transistor), and ten supply pins (Vdd, Vss,
three grounds, a bias current to be discussed later, and two each of padring Vss and Vdd),
bringing the total number of used pins to 102. A block diagram of the input-output is
shown in Figure 7-7.
The circuit was designed using the Mentor Graphics GDT Designer layout editor and
a specially-crafted technology file. The CIF file was submitted to MOSIS for fabrication
using the Orbit 2ptm p-well double-poly CMOS process. The chips were packaged in
108-pin PGA carriers. Of the 12 chips received, two were tested extensively, and five
others were found to have fabrication defects. One of the tested chips had an interesting
defect that will be discussed in some detail in Chapter 8.
7.4 Layout Issues
7.4.1 Grounded Capacitors
Most of the capacitors in the coupled depth and slope network are grounded capaci-
tors. They are fabricated as two separate levels of polysilicon separated by oxide with a
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Slope
input sample output
11 12 12 12 6
clocks --- power
pmos 3 13-section 3
test device + coupled depth and slope ground
integrated circuit
test device --- bias current
13 13 13
input sample output
Depth
Figure 7-7: Input/output diagram of the fabricated circuit.
thickness of 750 Angstroms. To reduce the influence of external fields, the second-level
polysilicon plate is covered by first-level metal, and both this metal shield and the first-
level polysilicon are extended two microns beyond the second-level polysilicon, and then
grounded. Using this sandwich structure, the top plate of the capacitor is well-shielded.
One depth section layout is shown in Figure 7-8; each slope section is identical in
layout. These sections include CdL, CdR, Cdf, and the associated switches, and are
abutted right-to-left. The clock lines run horizontally; phases 1 and 2 run in first-level
metal, while phases 3 and 3bar run in second-level metal. The switch at the lower left
enables the reading of the left-hand smoothing capacitor voltage. The large thick T-
shaped region is the three capacitors; though a bit difficult to see, they are a sandwich
with three regions of second-poly on the inside and one large region each of first-poly and
first-metal on the bottom and top. The schematic equivalent is shown in Figure 7-9.
7.4.2 Floating Capacitors
The capacitors in the subtractor constraint box must be floating. These floating
capacitors are again fabricated as first- and second-level polysilicon separated by a 750
Angstrom oxide. Because the parasitic capacitances from each plate are important in
7.4. Layout Issues
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Figure 7-8: One section of the depth smoothing line.
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Figure 7-9: Schematic of one section of the depth smoothing line.
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Vi V2
Figure 7-10: Schematic view of the subtractor constraint box floating capacitor.
the network response 3 , a source-follower is used to partially compensate. To accomplish
this compensation, the polyl-poly2 structure is built over a well, and a first-level metal
shield is built on top of the capacitor. The well and metal shields are driven by source-
followers with inputs tied to first- and second-level poly, respectively. Using this scheme,
the shields are driven at a fixed offset from the capacitor plates, and the net result is
a dramatic drop in effective parasitic capacitance. Roughly, the unbuffered parasitic
capacitance is approximately one-tenth of the polyl-poly2 capacitance, and the buffering
effectively reduces this parasitic capacitance by a factor of five or so.
To ensure that the subtractor constraint box capacitors are identical as seen from
either terminal, two such floating capacitors are paralleled, with one being reversed with
respect to the other. This structure, shown schematically in Figure 7-10, allows the
metal shield of one capacitor to be driven by the buffer driving the well of the other
capacitor. Note that this structure is now a three-terminal capacitor; the reciprocity and
strict monotonicity will be shown later.
The subtractor constraint boxes have the layout structure shown in Figure 7-11; The
doubled floating capacitor structures are seen at the left, and the current sources are
to the right. The well-driving buffers are located between each doubled capacitor pair,
3 The plate-to-ground parasitic capacitances of the floating capacitors in the subtractor constraint
boxes result in extra parasitic resistors across the box terminals. As will be shown in Chapter 8, these
parasitic SC resistors impact performance.
247
CHAPTER 7. Implementing the Coupled Depth and Slope Network
phi4
phi5
phi4
Vbias
Vdd
Vss
Figure 7-11: The subtractor constraint box layout.
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and the Vbias line extends vertically in first-poly as the gate for the current sources.
The two middle current sources drive the buffers shown, and the top and bottom current
sources drive the buffers of the next stage to the right. The clock lines and power and
bias voltages run horizontally at the bottom. The schematic equivalent is shown in
Figure 7-12, with the relevant parasitic capacitances shown explicitly.
Strict Monotonicity of Floating Capacitor Structures
The doubled floating capacitor three-terminal structures must be strictly monotone
and reciprocal if they are to fit within the framework developed in Chapter 2. To show
this fact, assume that the two buffers have an input-output characteristic given by fi (vl)
and f 2(v 2 ), with the restriction being that the incremental gain is between zero and unity.
Assuming a nonlinear characteristic f(v), this restriction implies that
0 < (vx - vY)(f(v) - f(vy)) < (vX - vy)2 (7.19)
for any two buffer inputs v, and vy.
To investigate the strict monotonicity of the three-terminal floating capacitor, we
calculate the quantity
(Q -Q) -(v-v)= Q - Q) (V -v+ (Q- ) v-2 v) (7.20)
where the terminals are numbered as in Figure 7-10 and (assuming a perfectly symmetric
physical structure)
Q = 2Cp2-pl (V - v2) + (Cpl-well + CmI-p2)(Vl -fi(V))
Q = 2 Cp,-pl (v* - v') + (Cp l-wel + Cml-p 2 )(v i - f 2 (v])) (7.21)
and the * superscript indicates either operating point a or b. Equation 7.20 reduces to
(Qax-Qb V V (): V _ V) _ (-a v Vb)
(2C-p-pl + Cpl-well + Cml-p2)[(v~ 
- v) - ( - )]
-+(Cpl-we- + Cm -p2)(v - v)((v - v) - ((v -f,(v)))
+(Cpl-we" +- Cmi -p2)(va - vb)((va - vb) - (f2(v,) - f2(vb)))
> 0 (7.22)
The inequality follows because the first term is necessarily nonnegative, and the second
and third terms are nonnegative for source-follower buffers in CMOS VLSI. Note that
this derivation is coordinate-independent
To show that the capacitor structure is reciprocal, consider the constitutive relation
given in Equation 7.21. The Jacobian must be symmetric because the cross-partial
derivatives are equal; the two terminals are only connected through Cp.2-pl.
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Figure 7-12: Schematic of the subtractor constraint box layout.
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7.5 Chip Layout
The layout of the SC implementation of the coupled depth and slope network is shown
in Figure 7-13. To fit more nicely into the figure, the circuit is rotated a quarter turn.
The depth inputs and outputs are to the right, while the slope inputs and outputs are
to the left. All clock, power, ground and bias inputs are available at both the top and
bottom, running vertically through all of the sections. The structures seen to the right
of the depth line (and to the left of the slope line) are the source-follower transistors that
buffer the u and p voltages.
For the Orbit; 2ym double-poly process, the various capacitor values have ratios of
C,_-p_ 6000
Cpl -well 750
Cp-pl 8500 (7.2(7.23)
Cm•l-p 750
The nominal polyl-poly2 capacitance per unit area is 0.45 ff/pnm2 . The depth and slope
input capacitors have areas of 1840 square microns (for a nominal value of 830 if), the
depth and slope smoothing capacitors have areas of 1176 square microns (for a nominal
value of 530 ff), and the doubled floating capacitors have areas of 2320 square microns (for
a nominal value of 1044 ff). Coupled with the parasitic shielding capacitance associated
with the first-metal shield, the depth and slope input and smoothing capacitors have an
increase in their nominal values of approximately 9% to 900 ff and 575 ff, respectively. The
parasitic capacitances associated with the floating capacitors are approximately 10% of
nominal value, resulting in parasitic grounded capacitances of 105 ff. More tightly defined
is the ratio of the input and smoothing capacitances for the depth and slope lines because
they are determined almost entirely by geometry; this ratio is C,/CIh = 1840/1176.
7.6 Summary
This chapter described the design and layout of the SC implementation of the coupled
depth and slope network. It was argued here that dummy devices are not necessary in the
interior of the network, and a special structure to reduce parasitic capacitance associated
with the floating capacitor plates was introduced and shown to fall within the framework
of Chapter 2. The next chapter describes the testing of this integrated circuit.
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Figure 7-13: Layout of the coupled depth and slope SC circuit.
8Coupled Depth and Slope IC
Testing
This chapter describes the results of testing the switched-capacitor (SC) implementa-
tion of the one-dimensional coupled depth and slope network described in Chapter 7. The
analysis theory is used to construct the capacitance matrices described in Section 4.7,
leading to a one-step matrix solution for comparison with the measured data.
8.1 Device Characterization
Prior to testing the coupled depth and slope SC circuit, the two test devices were
characterized. The ID-VDs characteristic of the test devices identical to a pMOS switch
and the nMOS source-follower transistor are shown in Figures 8-1 and 8-2. Note that the
Vas = Ov curves are on the x-axis, while the Vacs = lv curves are just barely discernible
from it. The approximate zero-bias on-resistance for the pMOS switch is 35 kQ for
Vas = 2v and 13 k for VGcs = 3v. A nominal phase 1 and phase 2 settling time-constant
for the depth and slope lines is approximately 5 nsec; a nominal phase 3bar settling
time-constant is approximately 13.5 nsec. An upper limit on the clocking frequency is
probably 4 time constants of on-time for each phase; for a two-phase clock this upper
limit is approximately 10 MHz.
8.2 Test Environment
The experimental setup is shown in Figure 8-3. So that the input and output voltages
can be mea.sured with respect to ground rather than some nonzero reference, the IC is
driven with +3 volts. The grounded capacitor bottom plates are at ground potential,
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PMOS IV Characteristics --- Vsg from Ov to 6v in 1v steps
Vsd (volts)
Figure 8-1: PMOS switch device characteristic.
NMOS IV Characteristics --- Vgs from Ov to 6v in 1v steps
Vds (volts)
Figure 8-2: NMOS source-follower transistor device characteristic.
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on-chip matched transistor
Figure 8-3: Experimental testing setup.
and the substrate is tied to +3 volts. The DAS 9100 generates clock signals given a user-
defined program, and the DAS 6455 MOS output pods drive the chip clocks; the voltages
1/H and VL of the power supply are adjusted to yield clock output levels of ±3 volts. Each
of the depth and slope input voltages was manually selected to be +1 volt or ground.
The depth and slope on-chip capacitor output voltages drive on-chip source-followers
which are biased with off-chip current sources. This buffering scheme makes available
the capacitor voltages plus an offset; the offset is compensated using an output circuit
and an on-chip transistor matched to the source-follower transistor. The final voltages
were read from a Tektronix 7704A oscilloscope; because of gain and noise levels, each
measurement was read to the nearest 10 millivolts.
The DAS pods are controlled by a 16-bit digital word, where a logical one (zero)
yields +3 volts (-3 volts) driving the clock line. The clock assignment scheme for the
two DAS pods is
pod I1C scope trigger
N/C
N/C
N/C
phase 8bar
phase 8
phase 7
phase 6
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
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26 current source outputs
Ov
4.7k
3.9k
Figure 8-4: Biasing circuit for on-chip source followers.
pod 1B bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
N/C(
phase 5
phase 4s
phase 4d
phase 3bar
phase 3
phase 2
phase 1
Because the switches are pMOS, a pod output of FFFF opens all of the switches; each
clock is controlled by a logical one, so each clock line is driven with +3 volts, and each
pMOS switch is opened. Similarly, a pod output of F5FA (reading from left to right, the
bits correspond to pod (C's bit 7 through pod 1B's bit 0) closes only the phase 1, 3, 7
and 8bar switches.
With all of the outputs enabled, the off-chip current sources provide every output
simultaneously; this biasing circuit is shown in Figure 8-4. For ease of data collection,
each of the current sources was trimmed to yield identical Vcs offsets. This trim was
accomplished by driving all inputs with 0.5 volts, closing the phase 1, 2, 3, 3bar, 6, 7,
8, and 8bar switches (thereby driving the source-followers directly), and adjusting the
Rtri,m, of each of the current sources to yield an output voltage of 0.5 volts; the output
then tracked the input to within 1 mV over the range 0 to 1 volt. Typical values of
Rtrim ranged from 1.0 MQ to 3.3 MQ. This measurement technique allows for reading
the capacitor voltages indirectly, but with no offset.
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8.3 SC Lines
In the first set of tests, the constraint boxes were disabled, and the SC network
consisted of two independent SC lines; the depth line has thirteen sections, and the slope
line has twelve. For each of the tests in this section, the depth input is 1 volt at node 7
and 0 volts elsewhere, and the slope input is 1 volt at nodes 6 and 7 and 0 volts elsewhere.
In each of the figures in this section, the measured data are represented as small circles,
and the expected results are given by the solid lines.
8.3.1 1-1 Lines
Driving the clocks using the DAS program
FFFF all switches open
7AFA phases 1, 3, 6, 8; trigger scope
FFFF all switches open
F5F5 phases 2, 3bar, 7, 8bar
repeat
results in a 1-1 switching ratio as described in Section 4.8.3. The results for the depth
and slope lines are shown in Figures 8-5 and 8-6. As can be seen, the measured values
correspond quite closely with the simulated responses.
8.3.2 4-1 and 16-1 Lines
As discussed in Sections 4.8.3 and 4.8.4, there are different ways to effect multiple-
frequency switching. In this thesis, Scheme 1 refers to the method where the vertical (or
input) capacitor Cv is switched into the horizontal (or smoothing) line once per period,
while Scheme 2 refers to the practice of switching Cv into the line m times per period
(where m is the switching ratio); note that the same switching operation is applied to
both the depth and slope lines simultaneously. The particular mode observed is the time
in the period when the horizontal capacitor voltages are measured; see Section 4.8.4 for
a full explanation.
The results of various tests for 7m = 4 are shown in Figures 8-7 through 8-10. As seen
ini the figures, the measured data correspond quite closely to the ideal responses; this
close fit is characteristic of all of the 7n = 4 data taken.
Similarly, results of m = 16 tests are shown in Figures 8-11 through 8-14. Here,
too, the measured data correspond quite closely to the ideal responses (note the vertical
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Actual SC Depth Line, m=1, Scheme 1
Node Number
Figure 8-5: Measured and ideal responses of 1-1 SC( depth line. The circles are measured
data, and the line is the calculated response.
Actual SC Slope Line, m=1, Scheme 1
Node Number
Figure 8-6: Measured and ideal responses of 1-1 SC'
data, and the line is the calculated response.
slope line. The circles are measured
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Actual SC Depth Line, m=4, mode 1, Scheme 1
Figure 8-7: Measured and
circles are measured data,
ideal responses of 4-1 SC depth line, mode
and the line is the calculated response.
1, Scheme 1. The
Actual SC Depth Line, m=4, mode 3, Scheme 2
Node Number
Figure 8-8: Measured and ideal responses of 4-1 SC depth line, mode 3, Scheme 2. The
circles are measured data, and the line is the calculated response.
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Actual SC Slope Line, m=4, mode 2, Scheme 1
Node Number
Figure 8-9: Measured and ideal responses of 4-1 SC slope line, mode
circles are measured data, and the line is the calculated response.
Actual SC Slope Line, m=4, mode 4, Scheme 2
2, Scheme 1. The
Node Number
Figure 8-10: Measured and ideal responses of 4-1 SC slope line, mode 4, Scheme 2. The
circles are measured data, and the line is the calculated response.
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Actual SC Depth Line, m=16, mode 4, Scheme 1
2 4 6 8
Node Number
10 12 14
Figure 8-11: Measured and ideal responses of 16-1 SC depth line, mode
rThe circles are measured data, and the line is the calculated response.
4, Scheme 1.
Actual SC Depth Line, m=16, mode 16, Scheme 2
Node Number
Figure 8-12: Measured and ideal responses of 16-1 SC depth line, mode 16, Scheme 2.
The circles are measured data, and the line is the calculated response.
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Actual SC Slope Line, m=16, mode 1, Scheme 1
Node Number
Figure 8-13: Measured and ideal responses of 16-1 SC slope line, mode 1, Scheme 1. The
circles are measured data, and the line is the calculated response.
Actual SC Slope Line, m=16, mode 10, Scheme 2
Node Number
Figure 8-14: Measured and ideal responses of 16-1 SC slope line, mode 10, Scheme 2.
The circles are measured data, and the line is the calculated response.
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scale), and this close fit is characteristic of all of the rn = 16 data taken; note that because
the output values were measured to the nearest 10 millivolts, the vertical scale of some
of the figures results in the measured points visually separated from the calculated (solid
line) response.
8.3.3 Discussion
In all of the multiple-frequency tests, the measured data fall within ±23 mV of the
ideal simulated responses, and almost all lie within ±10 mV. This close fit demonstrates
that SC smoothing lines are a viable implementation method for synthesizing controllable
resistive lines. Furthermore, the lack of clock feedthrough and channel charge compen-
sation did not affect the accuracy of these network responses.
8.4 Coupled Depth and Slope Network Tests
To verify the coupling action of the subtractor constraint boxes, several tests were
conducted on the full network. In all of the tests, the measured data are compared
against the network with ideal constraint boxes, as well as with uncompensated and
compensated constraint boxes; "compensated" refers to the use of the source followers in
Figure 7-10, while "uncompensated" refers to the situation when the current sources are
turned off. Each of these situations can be modeled with a resistive network as shown
in Figure 8-15. The subtractor constraint box as implemented is a cascade of two lossy
transformers, so the resulting element is a subtractor constraint box with half the associ-
ated conductance. Similarly, the right-hand parasitic conductances are in series, so their
cascaded conductance is half of the original. The left-hand parasitic conductance is the
full value because the parasitic capacitance associated with the lower lossy transformer of
the cascade pair switches between the Uk terminal and ground; the parasitic capacitance
of the left-hand side of the upper lossy transformer is always grounded. As approximate
model numbers, the parasitic capacitance associated with the plate of a floating capacitor
is 10% of the capacitor value. When this parasitic capacitance is compensated, its value
drops to (1 - a)(,par where a is the gain of the buffer. The buffer and interconnect have
associated small capacitances, and the effective (compensated) capacitance of the combi-
nation is approximately 2% of the original capacitance. Note that setting the gain of the
buffer to zero puts back the full parasitic capacitance; turning off the bias currents allows
measurement of the network voltages for the case of uncompensated constraint box par-
asitic capacitances (plus a small parasitic capacitance associated with the gate-substrate
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Uk+1
(a) ideal
1 Cc
20
Uk Uk+1
(b) uncompensated
cc
100
Uk Uk+l
(c) compensated
Figure 8-15: Models for the implemented SC subtractor constraint box.
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of the source-follower transistor).
In each of the coupled depth and slope tests, the depth and slope outputs were
measured for the compensated and uncompensated cases. In each of the figures in this
section, the solid, (lashed, and dotted lines are the calculated responses for the cases of
ideal, uncompensated, and compensated constraint boxes, respectively; in many of the
figures it may be difficult to see the dotted (compensated) line as it lies quite close to
the solid (ideal) line. Similarly, the circles and asterisks are the measured responses for
the cases of uncompensated and compensated constraint boxes, respectively; again, when
the measurements for the two cases coincide, it may be difficult to see the circles.
The first test used a depth impulse input (described in the previous section) with the
slope inputs disconnected, i.e., phases 8 and 8bar are never activated. The DAS controls
for this test were
FFFF all switches open
7ECA phases 1, 3, 4d, 4s, 6; trigger scope
FFFF all switches open
FFB5 phases 2, 3bar, 5
repeat
Figure 8-16 shows the measured output data (circles and asterisks) compared with the
simulated ideal (solid), uncompensated (dashed), and compensated (dotted) responses;
the circles and asterisks are uncompensated and compensated measurement data, re-
spectively. As seen in the figures, the measured data lie close to the simulated responses,
both for the compensated and uncompensated networks. Furthermore, compensating
the subtractor constraint box parasitic capacitances greatly improves the accuracy of the
network response referred to the ideal response.
The second test was similar to the first, except that the slope inputs were set to zero
and connected to the network; the [)DAS controls were
FFFF all switches open
7ACA phases 1, 3, 4d, 4s, 6, 8; trigger scope
FFFF all switches open
F5B5 phases 2, 3bar, 5, 7, 8bar
repeat
Figure 8-17 shows the measured output data (circles and asterisks) compared with the
ideal (solid), uncompensated (dashed), and compensated (dotted) responses. Again,
the measured data lie close to the simulated responses for both the compensated and
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Depth output, CDS network, depth impulse input, slope disconnected
2 4 6 8
Node Number
10 12 14
Slope output, CDS network, depth impulse input, slope disconnected
Node Number
Figure 8-16: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) outputs of the SC coupled depth and slope network; the depth input is a spatial
impulse and the slope input is disconnected. The solid, dashed, and dotted lines are the
ideal, uncompensated, and compensated constraint box calculated network responses,
and the circles and asterisks are the uncompensated and compensated constraint box
network measured values.
266
0.4
0.3
0.2
-0.10
h
i i I ! I |
I
E
E
E
0
'
I
8.4. Coupled Depth and Slope Network Tests
Depth output, CDS network, depth impulse input, slope zero
Node Number
Slope output, CDS network, depth impulse input, slope zero
Node Number
F'igure 8-17: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) outputs of the SC coupled depth and slope network; the depth input is a spatial
impulse and the slope input is all zeros. The solid, dashed, and dotted lines are the ideal,
uncompensated, and compensated constraint box calculated network responses, and the
circles and asterisks are the uncompensated and compensated constraint box network
measured values.
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uncompensated networks, and compensating the subtractor constraint box parasitic ca-
pacitances greatly improves the accuracy of the network response referred to the ideal
response.
A third test involved setting all of the depth inputs to 1 volt and all the slope in-
puts to 0 volts, and using the same DAS program as for the second test. Figure 8-18
shows the measured output data (circles and asterisks) compared with the ideal (solid),
uncompensated (dashed), and compensated (dotted) responses. Again, the measured
data are in close agreement with the simulated responses; note that because the data
are measured to the nearest 10 millivolts, the measured response appears flat over much
of the spatial extent. It is also clear that the compensation of the floating capacitors
greatly aids in coming closer to the ideal case. The major component of the error in
the compensated case is the gate-substrate capacitance of the buffer transistor and the
interconnect-substrate capacitance associated with this node. The calculated and mea-
sured responses "turn up" at nodes 1 and 13 of the depth response because the parasitic
conductances are not pulling down as hard; the output nodes 1 and 13 have a smaller
conductance to ground than that associated with the inner nodes. Also, node 13 has
a smaller parasitic conductance than does node 1, so the response is closer to the ideal
1 volt. Similarly, the slope output at node 12 is higher than the others because the slope
measured at the depth line across depth nodes 12 and 13 is higher than in the central
portion of the network.
The final test involved more of a fight between the depth and slope lines. The depth
inputs were set to 0 volts and the slope inputs were set to 1 volt. Figure 8-19 shows
the measured output data (circles and asterisks) compared with the ideal (solid), uncom-
pensated (dashed), and compensated (dotted) responses. Here the measured data are in
close agreement with only the depth simulated response; the measurements of the slope
outputs lie approximately 60 mV above the simulated responses. It is not clear why this
discrepancy exists. Note that the compensation of the floating capacitors produces the
correct amount of voltage change and in the proper direction.
Another chip exhibited an interesting defect regarding this last test. The responses
for the ideal (solid) and uncompensated (dashed) cases and the uncompensated mea-
surements for this defective chip are shown in Figure 8-20. It is evident that the mea-
surements do not correspond to the simulated responses, but the slope measurements
suggest an internal short to ground at the fourth node. Simulating this input results in
the curves shown in Figure 8-21. As can be seen, the measurements correspond well to
the simulated responses; unfortunately, the chip developed a problem shortly after this
test, rendering it useless for further testing. Note, however, the same 60 mV offset in
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Depth output, CDS network, depth unity, slope zero
0 2 4 6 8
Node Number
-
0
10 12 14
10 12
Figure 8-18: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) outputs of the SC coupled depth and slope network; the depth input is all ones
and the slope input is all zeros. The solid, dashed, and dotted lines are the ideal,
uncompensated, and compensated constraint box calculated network responses, and the
circles and asterisks are the uncompensated and compensated constraint box network
measured values.
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Depth output, CDS network, depth zero, slope unity
2 4 6 8
Node Number
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Slope output, CDS network, depth zero, slope unity
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Figure 8-19: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) output of the SC coupled depth and slope network; the depth input is all zeros
and the slope input is all ones. The solid, dashed, and dotted lines are the ideal, uncom-
pensated, and compensated constraint box calculated network responses, and the circles
and asterisks are the uncompensated and compensated constraint box network measured
values.
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8.4. Coupled Depth and Slope Network Tests
Depth output, CDS network, depth zero, slope unity
2 4 6 8
Node Number
10 12 14
Slope output, CDS network, depth zero, slope unity
6
Node Number
10 12
Figure 8-20: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) outputs of the SC coupled depth and slope network; the depth input is all zeros
and the slope input is all ones. The solid, dashed, and dotted lines are the ideal, uncom-
pensated, and compensated constraint box calculated network responses, and the circles
and asterisks are the uncompensated and compensated constraint box network measured
values.
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Depth output, CDS network, depth zero, slope unity: slope4 grounded
2 4 6 8
Node Number
10 12 14
Slope output, CDS network, depth zero, slope unity: slope4 grounded
V0 2 4 6 8
Node Number
10 12
Figure 8-21: Measured and ideal responses of the depth (top graph) and slope (bottom
graph) outputs of the SC coupled depth and slope network; the depth input is all zeros
and the slope input is all ones except for zero at the fourth node. The solid, dashed, and
dotted lines are the ideal, uncompensated, and compensated constraint box calculated
network responses, and the circles and asterisks are the uncompensated and compensated
constraint box network measured values.
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8.5. Discussion
the slope measurements, increasing substantially to approximately 200 mV at the fourth
node.
8.5 Discussion
The coupled depth and slope network performed almost entirely as simulated. Com-
pensating the floating capacitors in the subtractor constraint boxes resulted in a substan-
tial improvement in the network response. As with the SC lines, the network appeared
not to suffer from the lack of clock feedthrough and channel charge compensation, but
the 60 mV offset associated with the slope measurements in the final test has not been
adequately explained.
8.6 Summary
This chapter described the test results of the SC( coupled depth and slope integrated
circuit described in Chapter 7. The SC network and measurement setup exhibited close
agreement with the simulated responses developed from the analysis theory of Chapter 4.
The network appeared not to suffer from the lack of compensation for charge redistribu-
tion due to clock feedthrough and channel charge, resulting in an area and complexity
savings associated with extra devices and global clock lines. It was also demonstrated that
c(ompensation of floating capacitor parasitic capacitances can be accomplished, and for
many cases the measured responses are within measurement error of the ideal response.
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Conclusions and Future Directions
This chapter reviews the main results of this thesis and suggests new areas of study.
Note that while the application area covered in this thesis is that of early vision image
processing, the results pertain to any area that involves the implementation of resistive
networks with constant inputs, such as various types of coupled-equation solvers.
9.1 Conclusions
In Chapter 2, the general class of networks under study was described. Under as-
sumptions satisfied by all known switched-capacitor (SC) network structures in CMOS
VLSI processes, the continuous-time dynamics were shown to be unimportant provided
that enough time for settling is allowed. The final set of voltages reached for each ca-
pacitor branch are uniquely dependent upon topology and the initial capacitor voltages,
so the continuous-time system may be replaced by a discrete-time system. The ideal
linear bridging SC network subclass, which contains the coupled depth and slope circuit
implemented in Chapter 7, was shown to be stable in the sense that all eigenvalues lie
strictly inside the unit circle. Some general energy results were proven, and it was shown
that the source transferred charges of an ideal linear floating SC network in steady-state
are uniquely dependent upon the source voltages.
In Chapter 3, estimates and rigorous bounds were found for the ideal linear grounded
SC class of networks. The bounds were inverted, and several examples were demon-
strated. Finally, limiting cases of the bounds were shown to correspond to the Penfield-
Rubinstein bounds for continuous-time RC meshes.
In Chapter 4, a general analysis method was presented that transforms a steady-state
SC network into an equivalent network of resistive elements. This method was compared
with existing SC analysis methods, and then applied to multiple-frequency SC networks.
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After explaining some multiple-frequency results of Umminger, a method for calculating
the space constant of a controllable SC line was presented.
In Chapter 5, a synthesis procedure was presented that allows the realization of a
large class of resistive networks using SC techniques. The idea of same-phase synthesis
was suggested, leading to a SC network for which all of the distinguished nodes are
simultaneously available. The synthesis method was applied to Harris' coupled depth and
slope network, and multiple-frequency principles extended the design to a controllable
SC network implementation.
In Chapter 6, the analysis and synthesis methods were extended to include a large
class of nonlinear networks. These methods were used to answer important questions
about a nonlinear implementation of the resistive fuse network, as well as to design a
resistive fuse implementation with improvements in area, power, and performance.
In Chapter 7, design issues relating to the VLSI implementation in Chapter 5 of a
controllable SC coupled depth and slope network were presented. A low-parasitic lossy
SC transformer was designed, and subsequently shown to lie within the class of allowed
capacitors, i.e., to be reciprocal and strictly monotone.
In Chapter 8, simulation and bench-testing results were presented for a fabricated
VLSI implementation of the SC coupled depth and slope network. The network was
configured both as dual SC lines and as the full coupled network. All of the measurements
of the depth outputs (and all but one set of the slope outputs) corresponded very closely
to the values predicted by the analysis theory; one of the slope tests resulted in an
unexplained 60 mV offset. The tests also demonstrated that compensation of floating
capacitor parasitic capacitance was achieved, and that the network behaves nearly ideally
even without compensating for clock feedthrough and channel charge.
9.2 Future Work
This thesis has answered some fundamental questions concerning SC networks, and
partially addressed other questions. In addition, it has indicated several directions in
which to extend this work.
Concerning the foundational issues, it will be useful to extend the long-term stabil-
ity proof to include larger classes of SC networks. Also, the nonlinear SC structures
introduced in Chapter 6 should be fit within the framework of the foundational theory,
including their impact on network stability. Less importantly, it would make the theory
more complete to prove clock-phase stability for less restrictive circuit topologies.
Concerning step-response bounds, the important issue is again to generalize the
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bounding expressions to larger classes of discrete-time systems. Following the continuous-
time bounds, there may be methods for tightening the bounds and extending them to
the nonlinear case. Finally, fast numerical computation of the bounds for realistic SC
networks makes them practical; one possibility is the use of modal decomposition.
Several analysis and synthesis problems remain unresolved. General methods for the
analysis and synthesis of multiple-frequency networks have not been addressed here. The
exact class of synthesizable networks is not yet known; a description of its properties
may reveal insight into the practical limitations of this style of implementation. This
description should be both in terms of elements and in terms of resistance or conduc-
tance matrix properties. Also, it is not known whether or not there exists a same-phase
implementation of the multiterminal lossy generalized circulators. Finally, synthesis of
controllable reciprocal resistive networks remains an open question.
For maximum utility, the analysis method should be written into a simulation software
package. Such a tool would take in a SWITCAP-like network description and produce
the steady-state node voltages. In addition, this structure could include nonlinear SC
analysis. Using a format specifically for multiple-frequency implementations, it may also
be possible to formulate a space-constant analysis tool.
The introduction of nonlinear SC elements leads to several open issues. One such issue
is the generalization of the constraint box synthesis method to include nonlinear boxes
like multipliers and boxes having absolute-value co-content functions. Another issue is to
find other types of useful nonlinear SC elements, and fit them within the framework of the
analysis and synthesis theory. A more difficult question is how to implement controlled
multiterminal nonlinear SC elements.
Implementation issues abound. The one-dimensional coupled depth and slope network
could be extended to a much larger network with realistic input and output structures.
This refined architecture could then be used to implement a two-dimensional version
for practical use. In addition, there are other constraint-box-based networks resulting
from early vision algorithms. Using the nonlinear element proposed in Chapter 6, a
one- and two-dimensional resistive fuse network could be implemented. Because of the
controllability of these elements, one could then implement a generic grid-based processor
or one of the negative resistance networks for edge enhancement.
One issue not addressed in this thesis is that of equation solvers. They can be for-
mulated as minimization problems, and an architecture for SC implementation of matrix
equation solvers exists using same-phase structures. The practical issues of VLSI imple-
mentation should be addressed, and the ideas and experience gained could then be used
to build linear and nonlinear algebraic, ODE, and PDE solvers.
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